

TPS65987D USB Type-C and USB PD Controller with Integrated Power Switches

1 Features

- USB Power Delivery (PD) Controller
 - USB PD 3.0 Compliant
 - Fast Role Swap Support
 - Physical Layer and Policy Engine
 - Configurable at Boot and Host-Controlled
- USB Type-C Specification Compliant
 - Cable Attach and Orientation Detection
 - Default, 1.5 A, or 3 A Power Advertisement
 - Up to 600-mA VConn Current
- Port Power Switch
 - Two 5 V to 20 V, 5-A Bidirectional Switches to or from VBUS
 - Up to 10-A Adjustable Current Limiting
 - Ideal Diode Reverse Current Protection
 - Undervoltage, and Overvoltage Protection
 - Slew Rate Control
 - 5-V, 600-mA VConn Source
- BC1.2 Support
 - Advertisement as DCP and CDP
 - Automatic DCP Modes Selection:
 - Shorted Mode per BC1.2 and YD/T 1591-2009
 - 2.7-V Divider 3 Mode
 - 1.2-V Mode
 - Data Contact Detect
 - Primary and Secondary Detection
- I2C Master Write Control for Alt Mode Muxes and Variable DCDCs

- Alternate Mode Support
 - DisplayPort
 - Thunderbolt™
- Power Management
 - Power Supply from 3.3 V or VBUS Source
 - 3.3-V LDO Output for Dead Battery Support
- 7-mm x 7-mm QFN Package
 - 0.4-mm Pitch
 - 56 Pin

2 Applications

- Notebook Computers
- Docking Systems
- Tablets and Ultrabooks
- DisplayPort, and Thunderbolt™ Systems

3 Description

The TPS65987D is a stand-alone USB Type-C and Power Delivery (PD) controller providing cable plug and orientation detection for a single USB Type-C connector. Upon cable detection, the TPS65987D communicates on the CC wire using the USB PD protocol. When cable detection and USB PD negotiation are complete, the TPS65987D enables the appropriate power path and configures alternate mode settings for external multiplexers.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS65987D	QFN (RSH56)	7.00 mm x 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic




Table of Contents

1	Features	1	8.2	Functional Block Diagram	19
2	Applications	1	8.3	Feature Description	19
3	Description	1	8.4	Device Functional Modes	41
4	Revision History	2	9	Application and Implementation	44
5	Pin Configuration and Functions	3	9.1	Application Information	44
6	Specifications	6	9.2	Typical Application	44
6.1	Absolute Maximum Ratings	6	10	Power Supply Recommendations	54
6.2	ESD Ratings	6	10.1	3.3-V Power	54
6.3	Recommended Operating Conditions	6	10.2	1.8-V Power	54
6.4	Thermal Information	7	10.3	Recommended Supply Load Capacitance	54
6.5	Power Supply Requirements and Characteristics	7	11	Layout	55
6.6	Power Consumption Characteristics	8	11.1	Layout Guidelines	55
6.7	Power Switch Characteristics	8	11.2	Layout Example	55
6.8	Cable Detection Characteristics	10	11.3	Component Placement	56
6.9	USB-PD Baseband Signal Requirements and Characteristics	11	11.4	Routing PP_HV1/2, VBUS, PP_CABLE, VIN_3V3, LDO_3V3, LDO_1V8	57
6.10	BC1.2 Characteristics	12	11.5	Routing CC and GPIO	59
6.11	Thermal Shutdown Characteristics	12	11.6	Thermal Dissipation for FET Drain Pads	60
6.12	Oscillator Characteristics	13	11.7	USB2 Recommended Routing For BC1.2 Detection/Advertisement	62
6.13	I/O Characteristics	13	12	Device and Documentation Support	64
6.14	PWM Driver Characteristics	13	12.1	Device Support	64
6.15	I ² C Requirements and Characteristics	14	12.2	Receiving Notification of Documentation Updates	64
6.16	SPI Master Timing Requirements	15	12.3	Community Resources	64
6.17	HPD Timing Requirements	15	12.4	Trademarks	64
6.18	Typical Characteristics	16	12.5	Electrostatic Discharge Caution	64
7	Parameter Measurement Information	16	12.6	Glossary	64
8	Detailed Description	18	13	Mechanical, Packaging, and Orderable Information	65
8.1	Overview	18			


4 Revision History

Changes from Original (May2018) to Revision A

Page

•	Changed status from Advance Information to Production Data	1
---	--	----------

5 Pin Configuration and Functions



Pin Functions

PIN		TYPE ⁽¹⁾	RESET STATE	DESCRIPTION
NAME	NO.			
ADCIN1	6	I	Input	Boot configuration Input. Connect to resistor divider between LDO_3V3 and GND.
ADCIN2	10	I	Input	I2C address configuration Input. Connect to resistor divider between LDO_3V3 and GND.
C_CC1	24	I/O	High-Z	Output to Type-C CC or VCONN pin. Filter noise with capacitor to GND

(1) I = input, O = output, I/O = bidirectional, GND = ground, PWR = power, NC = no connect

Pin Functions (continued)

PIN		TYPE ⁽¹⁾	RESET STATE	DESCRIPTION
NAME	NO.			
C_CC2	26	I/O	High-Z	Output to Type-C CC or VCONN pin. Filter noise with capacitor to GND
C_USB_N (GPIO19)	53	I/O	Input (High-Z)	USB D– connection for BC1.2 support
C_USB_P (GPIO18)	50	I/O	Input (High-Z)	USB D+ connection for BC1.2 support
DRAIN1	8, 15, 19, 58	—	—	Drain of internal power path 1. Connect thermal pad 58 to as big of pad as possible on PCB for best thermal performance. Short the other pins to this thermal pad
DRAIN2	7, 52, 56, 57	—	—	Drain of internal power path 2. Connect thermal pad 57 to as big of pad as possible on PCB for best thermal performance. Short the other pins to this thermal pad
GND	20, 45, 46, 47, 51	—	—	Unused pin. Tie to GND.
GPIO0	16	I/O	Input (High-Z)	General Purpose Digital I/O 0. Float pin when unused. GPIO0 is asserted low during the TPS65987D boot process. Once device configuration and patches are loaded GPIO0 is released
GPIO1	17	I/O	Input (High-Z)	General Purpose Digital I/O 1. Ground pin with a 1-M Ω resistor when unused in the application
GPIO2	18	I/O	Input (High-Z)	General Purpose Digital I/O 2. Float pin when unused
GPIO3 (HPD)	30	I/O	Input (High-Z)	General Purpose Digital I/O 3. Configured as Hot Plug Detect (HPD) TX and RX when DisplayPort alternate mode is enabled. Float pin when unused
GPIO4	31	I/O	Input (High-Z)	General Purpose Digital I/O 4. Float pin when unused
I2C3_SCL (GPIO5)	21	I/O	Input (High-Z)	I2C port 3 serial clock. Open-drain output. Tie pin to I/O voltage through a 10-k Ω resistance when used. Float pin when unused
I2C3_SDA (GPIO6)	22	I/O	Input (High-Z)	I2C port 3 serial data. Open-drain output. Tie pin to I/O voltage through a 10-k Ω resistance when used. Float pin when unused
$\overline{\text{I2C3_IRQ}}$ (GPIO7)	23	I/O	Input (High-Z)	I2C port 3 interrupt detection (port 3 operates as an I2C Master Only). Active low detection. Connect to the I2C slave's interrupt line to detect when the slave issues an interrupt. Float pin when unused
GPIO12	40	I/O	Input (High-Z)	General Purpose Digital I/O 12. Float pin when unused
GPIO13	41	I/O	Input (High-Z)	General Purpose Digital I/O 13. Float pin when unused
GPIO14 (PWM)	42	I/O	Input (High-Z)	General Purpose Digital I/O 14. May also function as a PWM output. Float pin when unused
GPIO15 (PWM)	43	I/O	Input (High-Z)	General Purpose Digital I/O 15. May also function as a PWM output. Float pin when unused
GPIO16 (PP_EXT1)	48	I/O	Input (High-Z)	General Purpose Digital I/O 16. May also function as single wire enable signal for external power path 1. Pull-down with external resistor when used for external path control. Float pin when unused
GPIO17 (PP_EXT2)	49	I/O	Input (High-Z)	General Purpose Digital I/O 17. May also function as single wire enable signal for external power path 2. Pull-down with external resistor when used for external path control. Float pin when unused
GPIO20	54	I/O	Input (High-Z)	General Purpose Digital I/O 20. Float pin when unused
GPIO21	55	I/O	Input (High-Z)	General Purpose Digital I/O 21. Float pin when unused

Pin Functions (continued)

PIN		TYPE ⁽¹⁾	RESET STATE	DESCRIPTION
NAME	NO.			
HRESET	44	I/O	Input	Active high hardware reset input. Will reinitialize all device settings. Ground pin when HRESET functionality will not be used
$\overline{\text{I2C1_IRQ}}$	29	O	High-Z	I2C port 1 interrupt. Active low. Implement externally as an open drain with a pull-up resistance. Float pin when unused
I2C1_SCL	27	I/O	High-Z	I2C port 1 serial clock. Open-drain output. Tie pin to I/O voltage through a 10-k Ω resistance when used or unused
I2C1_SDA	28	I/O	High-Z	I2C port 1 serial data. Open-drain output. Tie pin to I/O voltage through a 10-k Ω resistance when used or unused
$\overline{\text{I2C2_IRQ}}$	34	O	High-Z	I2C port 2 interrupt. Active low. Implement externally as an open drain with a pull-up resistance. Float pin when unused
I2C2_SCL	32	I/O	High-Z	I2C port 2 serial clock. Open-drain output. Tie pin to I/O voltage through a 10-k Ω resistance when used or unused
I2C2_SDA	33	I/O	High-Z	I2C port 2 serial data. Open-drain output. Tie pin to I/O voltage through a 10-k Ω resistance when used or unused
LDO_1V8	35	PWR	—	Output of the 1.8-V LDO for internal circuitry. Bypass with capacitor to GND
LDO_3V3	9	PWR	—	Output of the VBUS to 3.3-V LDO or connected to VIN_3V3 by a switch. Main internal supply rail. Used to power external flash memory. Bypass with capacitor to GND
PP_CABLE	25	PWR	—	5-V supply input for port 1 C_CC pins. Bypass with capacitor to GND
PP_HV1	11, 12	PWR	—	System side of first VBUS power switch. Bypass with capacitor to ground. Tie to ground when unused
PP_HV2	1, 2	PWR	—	System side of second VBUS power switch. Bypass with capacitor to ground. Tie to ground when unused
SPI_CLK	38	I/O	Input	SPI serial clock. Ground pin when unused
SPI_MISO	36	I/O	Input	SPI serial master input from slave. Ground pin when unused
SPI_MOSI	37	I/O	Input	SPI serial master output to slave. Ground pin when unused
$\overline{\text{SPI_SS}}$	39	I/O	Input	SPI slave select. Ground pin when unused
VBUS1	13, 14	PWR	—	Port side of first VBUS power switch. Bypass with capacitor to ground. Tie to ground when unused
VBUS2	3, 4	PWR	—	Port side of second VBUS power switch. Bypass with capacitor to ground. Tie to ground when unused
VIN_3V3	5	PWR	—	Supply for core circuitry and I/O. Bypass with capacitor to GND
Thermal Pad (PPAD)	59	GND	—	Ground reference for the device as well as thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad must be connected to a ground plane

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage ⁽²⁾	PP_CABLE	-0.3	6	V
	VIN_3V3	-0.3	3.6	
Output voltage ⁽²⁾	LDO_1V8	-0.3	2	V
	LDO_3V3	-0.3	3.6	
	I2Cx_IRQ, SPI_MOSI, SPI_CLK, SPI_SS, SWD_CLK	-0.3	LDO_3V3 + 0.3 ⁽³⁾	
I/O voltage ⁽²⁾	PP_HVx, VBUSx	-0.3	24	V
	I2Cx_SDA, I2Cx_SCL, SPI_MISO, GPIO _n , HRESET, ADCIN _x	-0.3	LDO_3V3 + 0.3 ⁽³⁾	
	C_USB_P, C_USB_N	-0.5	6	
	C_CC1, C_CC2	-0.5	6	
Operating junction temperature, T _J		-10	125	°C
Operating junction temperature PPHV switch, T _J		-10	150	°C
Storage temperature, T _{stg}		-55	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to underside power pad. The underside power pad should be directly connected to the ground plane of the board.
- (3) Not to exceed 3.6V

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	NOM	MAX	UNIT
Input voltage, V _I ⁽¹⁾	VIN_3V3	3.135		3.45	V
	PP_CABLE	2.95		5.5	
	PP_HV	4.5		22	
I/O voltage, V _{IO} ⁽¹⁾	VBUS	4		22	V
	C_USB_P, C_USB_N	0		LDO_3V3	
	C_CC1, C_CC2	0		5.5	
	GPIO _n , I2Cx_SDA, I2Cx_SCL, SPI, ADCIN1, ADCIN2	0		LDO_3V3	
Operating ambient temperature, T _A		-10		75	°C
Operating junction temperature, T _J		-10		125	

- (1) All voltage values are with respect to underside power pad. Underside power pad must be directly connected to ground plane of the board.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS65987	
		RSH (QFN)	
		48 PINS	
			UNIT
$R_{\theta JA}$ ⁽²⁾	Junction-to-ambient thermal resistance	57.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	65.4	°C/W
$R_{\theta JB}$ ⁽²⁾	Junction-to-board thermal resistance	30	°C/W
ψ_{JT} ⁽²⁾	Junction-to-top characterization parameter	34.1	°C/W
ψ_{JB} ⁽²⁾	Junction-to-board characterization parameter	29.9	°C/W
$R_{\theta JC(bot_Controlle- r)}$	Junction-to-case (bottom GND pad) thermal resistance	0.7	°C/W
$R_{\theta JC(bot_FET)}$	Junction-to-case (bottom DRAIN 1/2 pad) thermal resistance	5.6	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

(2) Thermal metrics are not JEDEC standard values and are based on the TPS65988 evaluation board.

6.5 Power Supply Requirements and Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
EXTERNAL						
V_{IN_3V3}	Input 3.3-V supply	3.135	3.3	3.45	V	
PP_CABLE	Input to power Vconn output on C_CC pins	2.95	5	5.5	V	
PP_HV	Source power from PP_HV to VBUS	4.5	5	22	V	
VBUS	Sink power from VBUS to PP_HV	4	5	22	V	
C_{VIN_3V3}	Recommended capacitance on the VIN_3V3 pin	5	10		μF	
C_{PP_CABLE}	Recommended capacitance on PPx_CABLE pins	2.5	4.7		μF	
$C_{PP_HV_SRC}$	Recommended capacitance on PP_HVx pin when configured as a source	2.5	4.7		μF	
$C_{PP_HV_SNK}$	Recommended capacitance on PP_HVx pin when configured as a sink	1	47	120	μF	
C_{VBUS}	Recommended capacitance on VBUSx pins	0.5	1	12	μF	
INTERNAL						
V_{LDO_3V3}	Output voltage of LDO from VBUS to LDO_3V3	$V_{IN_3V3} = 0\text{ V}, V_{BUS1} \geq 4\text{ V}, 0 \leq I_{LOAD} \leq 50\text{ mA}$	3.15	3.3	3.45	V
$V_{DO_LDO_3V3}$	Drop out voltage of LDO_3V3 from VBUS	$I_{LOAD} = 50\text{ mA}$	250	500	850	mV
$I_{LDO_3V3_EX}$	Allowed External Load current on LDO_3V3 pin			25	mA	
V_{LDO_1V8}	Output voltage of LDO_1V8	$0 \leq I_{LOAD} \leq 20\text{ mA}$	1.75	1.8	1.85	V
V_{FWD_DROP}	Forward voltage drop across VIN_3V3 to LDO_3V3 switch	$I_{LOAD} = 50\text{ mA}$			200	mV
C_{LDO_3V3}	Recommended capacitance on LDO_3V3 pin		5	10	25	μF
C_{LDO_1V8}	Recommended capacitance on LDO_1V8 pin		2.2	4.7	6	μF
SUPERVISORY						
UV_LDO3V3	Undervoltage threshold for LDO_3V3. Locks out 1.8-V LDOs	LDO_3V3 rising	2.2	2.325	2.45	V
UVH_LDO3V3	Undervoltage hysteresis for LDO_3V3	LDO_3V3 falling	20	80	150	mV

Power Supply Requirements and Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
UV_PCBL	Undervoltage threshold for PP_CABLE	PP_CABLE rising	2.5	2.625	2.75	V
UVH_PCBL	Undervoltage hysteresis for PP_PCABLE	PP_CABLE falling	20	50	80	mV
OV_VBUS	Overvoltage threshold for VBUS. This value is a 6-bit programmable threshold	VBUS rising	5		24	V
OVLSB_VBUS	Overvoltage threshold step for VBUS. This value is the LSB of the programmable threshold	VBUS rising		328		mV
OVH_VBUS	Overvoltage hysteresis for VBUS	VBUS falling, % of OV_VBUS	1.4	1.65	1.9	%
UV_VBUS	Undervoltage threshold for VBUS. This value is a 6-bit programmable threshold	VBUS falling	2.5		18.21	V
UVLSB_VBUS	Undervoltage threshold step for VBUS. This value is the LSB of the programmable threshold	VBUS falling		249		mV
UVH_VBUS	Undervoltage hysteresis for VBUS	VBUS rising, % of UV_VBUS	0.9	1.3	1.7	%

6.6 Power Consumption Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{VIN_3V3}^{(1)}$	Sleep (Sink)	VIN_3V3 = 3.3 V, VBUS = 0 V, No cable connected, $T_j = 25C$, configured as sink, BC1.2 disabled		45		μA
	Sleep (Source/DRP)	VIN_3V3 = 3.3 V, VBUS = 0 V, No cable connected, $T_j = 25C$, configured as source or DRP, BC1.2 disabled		55		μA
$I_{VIN_3V3}^{(1)}$	Idle (Attached)	VIN_3V3 = 3.3 V, Cable connected, No active PD communication, $T_j = 25C$		5		mA
$I_{VIN_3V3}^{(1)}$	Active	VIN_3V3 = 3.3 V, $T_j = 25C$		8		mA

(1) Does not include current draw due to GPIO loading

6.7 Power Switch Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R_{PPCC}	PP_CABLE to C_CCn power switch resistance	$4.7 \leq PP_CABLE \leq 5.5$		222	325	$m\Omega$
		$2.95 \leq PP_CABLE < 4.7$		269	414	$m\Omega$
R_{PPHV}	PP_HVx to VBUSx power switch resistance	$T_j = 25C$		25	33	$m\Omega$
I_{PPHV}	Continuous current capability of power path from PP_HVx to VBUSx				5	A
I_{PPCC}	Continuous current capability of power path from PP_CABLE to C_CCn	$T_j = 125C$			320	mA
		$T_j = 85C$			600	mA
I_{HVACT}	Active quiescent current from PP_HV pin, EN_HV = 1	Source Configuration, Comparator RCP function enabled, $I_{LOAD} = 100mA$			1	mA
I_{HVSD}	Shutdown quiescent current from PP_HV pin, EN_HV = 0	$V_{PPHV} = 20V$			100	μA

Power Switch Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{OC}	Over Current Clamp Firmware Selectable Settings		1.140	1.267	1.393	A
			1.380	1.533	1.687	A
			1.620	1.800	1.980	A
			1.860	2.067	2.273	A
			2.100	2.333	2.567	A
			2.34	2.600	2.860	A
			2.580	2.867	3.153	A
			2.820	3.133	3.447	A
			3.060	3.400	3.74	A
			3.300	3.667	4.033	A
			3.540	3.933	4.327	A
			3.780	4.200	4.620	A
			4.020	4.467	4.913	A
			4.260	4.733	5.207	A
			4.500	5.00	5.500	A
			4.740	5.267	5.793	A
	4.980	5.533	6.087	A		
	5.220	5.800	6.380	A		
	5.460	6.067	6.673	A		
	5.697	6.330	6.963	A		
I _{OC} P	PP_HV Quick Response Current Limit			10		A
I _{LIMPPCC}	PP_CABLE current limit		0.6	0.75	0.9	A
I _{HV_ACC 1}	PP_HV current sense accuracy	I = 100 mA, Reverse current blocking disabled	3.9	6	8.1	A/V
I _{HV_ACC 1}	PP_HV current sense accuracy	I = 200 mA	4.8	6	7.2	A/V
I _{HV_ACC 1}	PP_HV current sense accuracy	I = 500 mA	5.28	6	6.72	A/V
I _{HV_ACC 1}	PP_HV current sense accuracy	I ≥ 1 A	5.4	6	6.6	A/V
t _{ON_HV}	PP_HV path turn on time from enable to VBUS = 95% of PP_HV voltage	Configured as a source or as a sink with soft start disabled. PP_HV = 20 V, CVBUS = 10 μF, I _{LOAD} = 100 mA			8	ms
t _{ON_FRS}	PP_HV path turn on time from enable to VBUS = 95% of PP_HV voltage during an FRS enable	Configured as a source. PP_HV = 5 V, CVBUS = 10 μF, I _{LOAD} = 100 mA			150	μs
t _{ON_CC}	PP_CABLE path turn on time from enable to C_CCn = 95% of the PP_CABLE voltage	PP_CABLE = 5 V, C_CCn = 500 nF, I _{LOAD} = 100 mA			2	ms
SS	Configurable soft start slew rate for sink configuration	I _{LOAD} = 100mA, setting 0	0.270	0.409	0.45	V/ms
		I _{LOAD} = 100mA, setting 1	0.6	0.787	1	V/ms
		I _{LOAD} = 100mA, setting 2	1.2	1.567	1.7	V/ms
		I _{LOAD} = 100mA, setting 3	2.3	3.388	3.6	V/ms
V _{REVPHV}	Reverse current blocking voltage threshold for PP_HV switch	Diode Mode		6	10	mV
		Comparator Mode		3	6	mV
V _{SAFE0V}	Voltage that is a safe 0 V per USB-PD specification		0		0.8	V
t _{SAFE0V}	Voltage transition time to VSAFE0V				650	ms
SRPOS	Maximum slew rate for positive voltage transitions				0.03	V/μs

Power Switch Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SRNEG	Maximum slew rate for negative voltage transitions		-0.03			V/μs
t _{STABLE}	EN to stable time for both positive and negative voltage transitions				275	ms
V _{SRCVALID}	Supply output tolerance beyond V _{SRCNEW} during time t _{STABLE}		-0.5		0.5	V
V _{SRCNEW}	Supply output tolerance		-5		5	%
t _{VCONNDIS}	Time from cable detach to V _{VCONNDIS}				250	ms
V _{VCONNDIS}	Voltage at which V _{CONN} is considered discharged				150	mV

6.8 Cable Detection Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{H_CC_USB}	Source Current through each C _{CC} pin when in a disconnected state and Configured as a Source advertising Default USB current to a peripheral device		73.6	80	86.4	μA
I _{H_CC_1P5}	Source Current through each C _{CC} pin when in a disconnected state when Configured as a Source advertising 1.5A to a UFP		165.6	180	194.4	μA
I _{H_CC_3P0}	Source Current through each C _{CC} pin when in a disconnected state and Configured as a Source advertising 3.0A to a UFP.	V _{IN_3V3} ≥ 3.135 V, V _{CC} < 2.6 V	303.6	330	356.4	μA
V _{D_CCH_USB}	Voltage Threshold for detecting a Source attach when configured as a Sink and the Source is advertising Default USB current source capability		0.15	0.2	0.25	V
V _{D_CCH_1P5}	Voltage Threshold for detecting a Source advertising 1.5A source capability when configured as a Sink		0.61	0.66	0.7	V
V _{D_CCH_3P0}	Voltage Threshold for detecting a Source advertising 3A source capability when configured as a Sink		1.16	1.23	1.31	V
V _{H_CCD_USB}	Voltage Threshold for detecting a Sink attach when configured as a Source and advertising Default USB current source capability.	I _{H_CC} = I _{H_CC_USB}	1.5	1.55	1.65	V
V _{H_CCD_1P5}	Voltage Threshold for detecting a Sink attach when configured as a Source and advertising 1.5A source capability	I _{H_CC} = I _{H_CC_1P5}	1.5	1.55	1.65	V
V _{H_CCD_3P0}	Voltage Threshold for detecting a Sink attach when configured as a Source and advertising 3.0A source capability.	I _{H_CC} = I _{H_CC_3P0} V _{IN_3V3} ≥ 3.135V	2.45	2.55	2.615	V
V _{H_CCA_USB}	Voltage Threshold for detecting an active cable attach when configured as a Source and advertising Default USB current capability.		0.15	0.2	0.25	V
V _{H_CCA_1P5}	Voltage Threshold for detecting active cables attach when configured as a Source and advertising 1.5A capability.		0.35	0.4	0.45	V
V _{H_CCA_3P0}	Voltage Threshold for detecting active cables attach when configured as a Source and advertising 3A capability.		0.75	0.8	0.85	V
R _{D_CC}	Pulldown resistance through each C _{CC} pin when in a disconnect state and configured as a Sink. LDO_3V3 powered.	V = 1V, 1.5V	4.59	5.1	5.61	kΩ

Cable Detection Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{D_CC_OPEN}$	Pulldown resistance through each C_CC pin when in a disabled state. LDO_3V3 powered.	$V = 0V$ to LDO_3V3	500			$k\Omega$
R_{D_DB}	Pulldown resistance through each C_CC pin when LDO_3V3 unpowered	$V = 1.5V, 2.0V$	4.08	5.1	6.12	$k\Omega$
R_{FRSWAP}	Fast Role Swap signal pull down				5	Ω
V_{TH_FRS}	Fast role swap request detection voltage threshold		490	520	550	mV

6.9 USB-PD Baseband Signal Requirements and Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMMON						
PD_BITRATE	PD data bit rate		270	300	330	Kbps
UI ⁽¹⁾	Unit interval (1/PD_BITRATE)		3.03	3.33	3.7	μs
CCBLPLUG ⁽²⁾	Capacitance for a cable plug (each plug on a cable may have up to this value)				25	pF
ZCABLE	Cable characteristic impedance		32		65	Ω
CRECEIVER ⁽³⁾	Receiver capacitance. Capacitance looking into C_CCn pin when in receiver mode.			100		pF
TRANSMITTER						
ZDRIVER	TX output impedance. Source output impedance at the Nyquist frequency of USB2.0 low speed (750kHz) while the source is driving the C_CCn line.		33		75	Ω
t_{RISE}	Rise time. 10 % to 90 % amplitude points, minimum is under an unloaded condition. Maximum set by TX mask.		300			ns
t_{FALL}	Fall time. 90 % to 10 % amplitude points, minimum is under an unloaded condition. Maximum set by TX mask.		300			ns
V_{TX}	Transmit high voltage		1.05	1.125	1.2	V
RECEIVER						
V_{RXTR}	Rx receive rising input threshold	Port configured as Source	840	875	910	mV
V_{RXTR}	Rx receive rising input threshold	Port configured as Sink	504	525	546	mV
V_{RXTF}	Rx receive falling input threshold	Port configured as Sink	240	250	260	mV
V_{RXTF}	Rx receive falling input threshold	Port configured as Source	576	600	624	mV
NCOUNT	Number of transitions for signal detection (number to count to detect non-idle bus).		3			
TTRANWIN	Time window for detecting non-idle bus.		12		20	μs

(1) UI denotes the time to transmit an unencoded data bit not the shortest high or low times on the wire after encoding with BMC. A single data bit cell has duration of 1 UI, but a data bit cell with value 1 will contain a centrally placed 01 or 10 transition in addition to the transition at the start of the cell.

(2) The capacitance of the bulk cable is not included in the CCBLPLUG definition. It is modeled as a transmission line.

(3) CRECEIVER includes only the internal capacitance on a C_CCn pin when the pin is configured to be receiving BMC data. External capacitance is needed to meet the required minimum capacitance per the USB-PD Specifications. TI recommends adding capacitance to bring the total pin capacitance to 300 pF for improved TX behavior.

USB-PD Baseband Signal Requirements and Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ZBMCRX	Receiver input impedance	Does not include pull-up or pulldown resistance from cable detect. Transmitter is Hi-Z.	5			MΩ
TRXFILTER ⁽⁴⁾	Rx bandwidth limiting filter. Time constant of a single pole filter to limit broadband noise ingress		100			ns

(4) Broadband noise ingress is because of coupling in the cable interconnect.

6.10 BC1.2 Characteristics

over operating free-air temperature range (unless otherwise noted) For Bench, all the below items besides paracitics are needed before APL

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DATA CONTACT DETECT						
IDP_SRC	DCD source current	LDO_3V3 = 3.3 V	7	10	13	μA
RDM_DWN	DCD pulldown resistance		14.25	20	24.8	kΩ
RDP_DWN	DCD pulldown resistance		14.25	20	24.8	kΩ
VLGC_HI	Threshold for no connection	C_USB_P ≥ VLGC_HI, LDO_3V3 = 3.3 V	2			V
VLGC_LO	Threshold for connection	C_USB_P ≤ VLGC_LO			0.8	V
PRIMARY AND SECONDARY DETECT						
VDX_SRC	Source voltage		0.55	0.6	0.65	V
VDX_ILIM	VDX_SRC current limit		250		400	μA
IDX_SNK	Sink Current	VC_USB_TN/BN ≥ 250 mV	25	75	125	μA
RDCP_DAT	Dedicated Charging Port Resistance				200	Ω
DIVIDER MODE						
VCx_USB_P_2.7V	Cx_USB_P Output Voltage	No load on Cx_USB_P	2.57	2.7	2.79	V
VCx_USB_N_2.7V	Cx_USB_N Output Voltage	No load on Cx_USB_N	2.57	2.7	2.79	V
RCx_USB_P_30k	Cx_USB_P Output Impedance	5μA pulled from Cx_USB_P pin	24	30	36	kΩ
RCx_USB_N_30k	Cx_USB_N Output Impedance	5μA pulled from Cx_USB_N pin	24	30	36	kΩ
1.2V MODE						
RCx_USB_N_102k	Cx_USB_N Output Impedance	5μA pulled from Cx_USB_N pin	80	102	130	kΩ
VCx_USB_P_1.2V	Cx_USB_P Output Voltage	No load on Cx_USB_P	1.12	1.2	1.28	V
VCx_USB_N_1.2V	Cx_USB_N Output Voltage	No load on Cx_USB_N	1.12	1.2	1.28	V
RCx_USB_P_102k	Cx_USB_P Output Impedance	5μA pulled from Cx_USB_P pin	80	102	130	kΩ

6.11 Thermal Shutdown Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TSD_MAIN	Thermal Shutdown Temperature of the main thermal shutdown	Temperature rising	145	160	175	°C

Thermal Shutdown Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
T_{SDH_MAIN}	Thermal Shutdown hysteresis of the main thermal shutdown	Temperature falling		20		°C
T_{SD_PWR}	Thermal Shutdown Temperature of the power path block	Temperature rising	145	160	175	°C
T_{SDH_PWR}	Thermal Shutdown hysteresis of the power path block	Temperature falling		20		°C

6.12 Oscillator Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{OSC_24M}	24-MHz oscillator		22.8	24	25.2	MHz
f_{OSC_100K}	100-kHz oscillator		95	100	105	kHz

6.13 I/O Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPI						
SPI_VIH	High-level input voltage	LDO_1V8 = 1.8V	1.3			V
SPI_VIL	Low input voltage	LDO_1V8 = 1.8V			0.63	V
SPI_HYS	Input hysteresis voltage	LDO_1V8 = 1.8V	0.09			V
SPI_ILKG	Leakage current	Output is Hi-Z, VIN = 0 to LDO_3V3	-1		1	μA
SPI_VOH	SPI output high voltage	IO = -2 mA, LDO_3V3 = 3.3 V	2.88			V
SPI_VOL	SPI output low voltage	IO = 2 mA			0.4	V
SWDIO						
SWDCLK						
GPIO						
GPIO_VIH	High-level input voltage	LDO_1V8 = 1.8 V	1.3			V
GPIO_VIL	Low input voltage	LDO_1V8 = 1.8 V			0.63	V
GPIO_HYS	Input hysteresis voltage	LDO_1V8 = 1.8 V	0.09			V
GPIO_ILKG	I/O leakage current	INPUT = 0 V to VDD	-1		1	μA
GPIO_RPU	Pullup resistance	Pullup enabled	50	100	150	kΩ
GPIO_RPD	Pulldown resistance	Pulldown enabled	50	100	150	kΩ
GPIO_DG	Digital input path deglitch			20		ns
GPIO_VOH	GPIO output high voltage	IO = -2 mA, LDO_3V3 = 3.3 V	2.88			V
GPIO_VOL	GPIO output low voltage	IO = 2 mA, LDO_3V3 = 3.3 V			0.4	V
I2C_IRQx						
OD_VOL	Low-level output voltage	I _{OL} = 2 mA			0.4	V
OD_LKG	Leakage current	Output is Hi-Z, VIN = 0 to LDO_3V3	-1		1	μA

6.14 PWM Driver Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
F_PWM	PWM frequency	PWM clock = 100kHz	391		6250	Hz
		PWM clock = 24MHz	94		1500	kHz
FLSB_PWM	Frequency step for PWM driver. This value is the LSB of the programmable frequency	PWM clock = OSC_100K		391		Hz
		PWM clock = OSC_24M		94		kHz

6.15 I²C Requirements and Characteristics

over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SDA AND SCL COMMON CHARACTERISTICS						
I _{LEAK}	Input leakage current	Voltage on Pin = LDO_3V3	-3		3	μA
V _{OL}	SDA output low voltage	I _{OL} = 3 mA, LDO_3V3 = 3.3 V			0.4	V
I _{OL}	SDA max output low current	V _{OL} = 0.4 V	3			mA
		V _{OL} = 0.6 V	6			mA
V _{IL}	Input low signal	LDO_3V3 = 3.3 V			0.99	V
		LDO_1V8 = 1.8 V			0.54	V
V _{IH}	Input high signal	LDO_3V3 = 3.3 V	2.31			V
		LDO_1V8 = 1.8 V	1.3			V
V _{HYS}	Input hysteresis	LDO_3V3 = 3.3 V	0.17			V
		LDO_1V8 = 1.8 V	0.09			V
t _{SP}	I ² C pulse width suppressed				50	ns
C _I	Pin capacitance				10	pF
SDA AND SCL STANDARD MODE CHARACTERISTICS						
f _{SCL}	I ² C clock frequency		0		100	kHz
t _{HIGH}	I ² C clock high time		4			μs
t _{LOW}	I ² C clock low time		4.7			μs
t _{SU;DAT}	I ² C serial data setup time		250			ns
t _{HD;DAT}	I ² C serial data hold time		0			ns
t _{VD;DAT}	I ² C valid data time	SCL low to SDA output valid			3.45	μs
t _{VD;ACK}	I ² C valid data time of ACK condition	ACK signal from SCL low to SDA (out) low			3.45	μs
t _{OCF}	I ² C output fall time	10 pF to 400 pF bus			250	ns
t _{BUF}	I ² C bus free time between stop and start		4.7			μs
t _{SU;STA}	I ² C start or repeated Start condition setup time		4.7			μs
t _{HD;STA}	I ² C Start or repeated Start condition hold time		4			μs
t _{SU;STO}	I ² C Stop condition setup time		4			μs
SDA AND SCL FAST MODE CHARACTERISTICS						
f _{SCL}	I ² C clock frequency	Configured as Slave	0		400	kHz
f _{SCL_MASTER}	I ² C clock frequency	Configured as Master	0	320	400	kHz
t _{HIGH}	I ² C clock high time		0.6			μs
t _{LOW}	I ² C clock low time		1.3			μs
t _{SU;DAT}	I ² C serial data setup time		100			ns
t _{HD;DAT}	I ² C serial data hold time		0			ns
t _{VD;DAT}	I ² C Valid data time	SCL low to SDA output valid			0.9	μs
t _{VD;ACK}	I ² C Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low			0.9	μs
t _{OCF}	I ² C output fall time	10 pF to 400 pF bus, V _{DD} = 3.3 V	12		250	ns
		10 pF to 400 pF bus, V _{DD} = 1.8 V	6.5		250	ns
t _{BUF}	I ² C bus free time between stop and start		1.3			μs
t _{SU;STA}	I ² C start or repeated Start condition setup time		0.6			μs

I²C Requirements and Characteristics (continued)

over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{HD,STA}	I ² C Start or repeated Start condition hold time		0.6			μs
t _{SU,STO}	I ² C Stop condition setup time		0.6			μs


6.16 SPI Master Timing Requirements

		MIN	NOM	MAX	UNIT
f _{SPI}	Frequency of SPI_CLK	11.4	12	12.6	MHz
t _{PER}	Period of SPI_CLK (1/F _{SPI})	79.36	83.33	87.72	ns
t _{WHI}	SPI_CLK high width	30			ns
t _{WLO}	SPI_CLK low width	30			ns
t _{DACT}	SPI_SZZ falling to SPI_CLK rising delay time	30		50	ns
t _{DINACT}	SPI_CLK falling to SPI_SSZ rising delay time	158		180	ns
t _{DMOSI}	SPI_CLK falling to SPI_MOSI Valid delay time	-10		10	ns
t _{SUMISO}	SPI_MISO valid to SPI_CLK falling setup time	33			ns
t _{HDMSIO}	SPI_CLK falling to SPI_MISO invalid hold time	0			ns
t _{RIN}	SPI_MISO input rise time			5	ns
t _{RSPI}	SPI_SSZ/CLK/MOSI rise time	10% to 90%, C _L = 5 to 50 pF, LDO_3V3 = 3.3 V		25	ns
t _{FSPI}	SPI_SSZ/CLK/MOSI fall time	90% to 10%, C _L = 5 to 50 pF, LDO_3V3 = 3.3 V		25	ns


6.17 HPD Timing Requirements

		MIN	NOM	MAX	UNIT	
DP SOURCE SIDE (HPD TX)						
t _{IRQ_MIN}	HPD IRQ minimum assert time	675	750	825	μs	
t _{2 MS_MIN}	HPD assert 2-ms min time	3	3.33	3.67	ms	
DP SINK SIDE (HPD RX)						
t _{HPD_HDB}	HPD high debounce time	HPD_HDB_SEL = 0	300	375	450	μs
		HPD_HDB_SEL = 1	100	111	122	ms
t _{HPD_LDB}	HPD low debounce time	300	375	450	μs	
t _{HPD_IRQ}	HPD IRQ limit time	1.35	1.5	1.65	ms	

6.18 Typical Characteristics



7 Parameter Measurement Information



Parameter Measurement Information (continued)




Figure 3. SPI Master Timing

8 Detailed Description

8.1 Overview

The TPS65987D is a fully-integrated USB Power Delivery (USB-PD) management device providing cable plug and orientation detection for a USB Type-C and PD plug or receptacles. The TPS65987D communicates with the cable and another USB Type-C and PD device at the opposite end of the cable, enables integrated port power switch, controls an external high current port power switch, and negotiates alternate modes. The TPS65987D may also control an attached super-speed multiplexer via GPIO or I²C to simultaneously support USB3.0/3.1 data rates and DisplayPort video.

The TPS65987D is divided into five main sections: the USB-PD controller, the cable plug and orientation detection circuitry, the port power switches, the power management circuitry, and the digital core.

The USB-PD controller provides the physical layer (PHY) functionality of the USB-PD protocol. The USB-PD data is output through either the C_CC1 pin or the C_CC2 pin, depending on the orientation of the reversible USB Type-C cable. For a high-level block diagram of the USB-PD physical layer, a description of its features and more detailed circuitry, see the [USB-PD Physical Layer](#) section.

The cable plug and orientation detection analog circuitry automatically detects a USB Type-C cable plug insertion and also automatically detects the cable orientation. For a high-level block diagram of cable plug and orientation detection, a description of its features and more detailed circuitry, see the [Cable Plug and Orientation Detection](#) section.

The port power switches provide power to the system port through the VBUS pin and also through the C_CC1 or C_CC2 pins based on the detected plug orientation. For a high-level block diagram of the port power switches, a description of its features and more detailed circuitry, see the [Port Power Switches](#) section.


The power management circuitry receives and provides power to the TPS65987D internal circuitry and to the LDO_3V3 output. For a high-level block diagram of the power management circuitry, a description of its features and more detailed circuitry, see the [Power Management](#) section.

The digital core provides the engine for receiving, processing, and sending all USB-PD packets as well as handling control of all other TPS65987D functionality. A portion of the digital core contains ROM memory which contains all the necessary firmware required to execute Type-C and PD applications. In addition, a section of the ROM, called boot code, is capable of initializing the TPS65987D, loading of device configuration information, and loading any code patches into volatile memory in the digital core. For a high-level block diagram of the digital core, a description of its features and more detailed circuitry, see the [Digital Core](#) section.

The TPS65987D is an I²C slave to be controlled by a host processor (see the [I²C Interfaces](#) section), and an SPI master to write to and read from an optional external flash memory (see the [SPI Master Interface](#) section).

The TPS65987D also integrates a thermal shutdown mechanism (see [Thermal Shutdown](#) section) and runs off of accurate clocks provided by the integrated oscillators (see the [Oscillators](#) section).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 USB-PD Physical Layer

Figure 4 shows the USB PD physical layer block surrounded by a simplified version of the analog plug and orientation detection block.

Feature Description (continued)




Figure 4. USB-PD Physical Layer and Simplified Plug and Orientation Detection Circuitry

USB-PD messages are transmitted in a USB Type-C system using a BMC signaling. The BMC signal is output on the same pin (C_CC1 or C_CC2) that is DC biased due to the DFP (or UFP) cable attach mechanism discussed in the [Cable Plug and Orientation Detection](#) section.

8.3.1.1 USB-PD Encoding and Signaling

Figure 5 illustrates the high-level block diagram of the baseband USB-PD transmitter. Figure 6 illustrates the high-level block diagram of the baseband USB-PD receiver.




Figure 5. USB-PD Baseband Transmitter Block Diagram

Feature Description (continued)




Figure 6. USB-PD Baseband Receiver Block Diagram

The USB-PD baseband signal is driven on the C_CCn pins with a tri-state driver. The tri-state driver is slew rate limited to reduce the high frequency components imparted on the cable and to avoid interference with frequencies used for communication.

8.3.1.2 USB-PD Bi-Phase Marked Coding

The USB-PD physical layer implemented in the TPS65987D is compliant to the [USB-PD Specifications](#). The encoding scheme used for the baseband PD signal is a version of Manchester coding called Biphasic Mark Coding (BMC). In this code, there is a transition at the start of every bit time and there is a second transition in the middle of the bit cell when a 1 is transmitted. This coding scheme is nearly DC balanced with limited disparity (limited to 1/2 bit over an arbitrary packet, so a very low DC level). [Figure 7](#) illustrates Biphasic Mark Coding.




Figure 7. Biphasic Mark Coding Example

The USB PD baseband signal is driven onto the C_CC1 or C_CC2 pins with a tri-state driver. The tri-state driver is slew rate limited to limit coupling to D+/D– and to other signal lines in the Type-C fully featured cables. When sending the USB-PD preamble, the transmitter starts by transmitting a low level. The receiver at the other end tolerates the loss of the first edge. The transmitter terminates the final bit by an edge to ensure the receiver clocks the final bit of EOP.

8.3.1.3 USB-PD Transmit (TX) and Receive (Rx) Masks

The USB-PD driver meets the defined USB-PD BMC TX masks. Since a BMC coded “1” contains a signal edge at the beginning and middle of the UI, and the BMC coded “0” contains only an edge at the beginning, the masks are different for each. The USB-PD receiver meets the defined USB-PD BMC Rx masks. The boundaries of the Rx outer mask are specified to accommodate a change in signal amplitude due to the ground offset through the cable. The Rx masks are therefore larger than the boundaries of the TX outer mask. Similarly, the boundaries of the Rx inner mask are smaller than the boundaries of the TX inner mask. Triangular time masks are superimposed on the TX outer masks and defined at the signal transitions to require a minimum edge rate that has minimal impact on adjacent higher speed lanes. The TX inner mask enforces the maximum limits on the rise and fall times. Refer to the [USB-PD Specifications](#) for more details.

8.3.1.4 USB-PD BMC Transmitter

The TPS65987D transmits and receives USB-PD data over one of the C_CCn pins for a given CC pin pair (one pair per USB Type-C port). The C_CCn pins are also used to determine the cable orientation (see the [Cable Plug and Orientation Detection](#) section) and maintain cable/device attach detection. Thus, a DC bias exists on the C_CCn pins. The transmitter driver overdrives the C_CCn DC bias while transmitting, but returns to a Hi-Z state allowing the DC voltage to return to the C_CCn pin when not transmitting. [Figure 8](#) shows the USB-PD BMC TX and RX driver block diagram.

Feature Description (continued)




Figure 8. USB-PD BMC TX/Rx Block Diagram

Figure 9 shows the transmission of the BMC data on top of the DC bias. Note, The DC bias can be anywhere between the minimum threshold for detecting a UFP attach (VD_CCH_USB) and the maximum threshold for detecting a UFP attach to a DFP (VD_CCH_3P0). This means that the DC bias can be below VOH of the transmitter driver or above VOH.




Figure 9. TX Driver Transmission with DC Bias

The transmitter drives a digital signal onto the C_CCn lines. The signal peak, VTXP, is set to meet the TX masks defined in the [USB-PD Specifications](#).

When driving the line, the transmitter driver has an output impedance of ZDRIVER. ZDRIVER is determined by the driver resistance and the shunt capacitance of the source and is frequency dependent. ZDRIVER impacts the noise ingress in the cable.

Figure 10 shows the simplified circuit determining ZDRIVER. It is specified such that noise at the receiver is bounded.




Figure 10. ZDRIVER Circuit

Feature Description (continued)

8.3.1.5 USB-PD BMC Receiver

The receiver block of the TPS65987D receives a signal that falls within the allowed Rx masks defined in the USB PD specification. The receive thresholds and hysteresis come from this mask.

Figure 11 shows an example of a multi-drop USB-PD connection. This connection has the typical UFP (device) to DFP (host) connection, but also includes cable USB-PD TX/Rx blocks. Only one system can be transmitting at a time. All other systems are Hi-Z (ZBMC RX). The [USB-PD Specification](#) also specifies the capacitance that can exist on the wire as well as a typical DC bias setting circuit for attach detection.




Figure 11. Example USB-PD Multi-Drop Configuration

8.3.2 Power Management

The TPS65987D power management block receives power and generates voltages to provide power to the TPS65987D internal circuitry. These generated power rails are LDO_3V3 and LDO_1V8. LDO_3V3 may also be used as a low power output for external flash memory. The power supply path is shown in Figure 12.




Figure 12. Power Supplies

The TPS65987D is powered from either VIN_3V3, VBUS1, or VBUS2. The normal power supply input is VIN3V3. In this mode, current flows from VIN_3V3 to LDO3V3 to power the core 3.3-V circuitry and I/Os. A second LDO steps the voltage down from LDO_3V3 to LDO_1V8 to power the 1.8-V core digital circuitry. When Vin_3V3 power is unavailable and power is available on VBUS1 or VBUS2, the TPS65987D is powered from VBUS. In this mode, the voltage on VBUS1 or VBUS 2 is stepped down through an LDO to LDO_3V3.

8.3.2.1 Power-On And Supervisory Functions

A power-on reset (POR) circuit monitors each supply. This POR allows active circuitry to turn on only when a good supply is present.

Feature Description (continued)

8.3.2.2 VBUS LDO

The TPS65987D contains an internal high-voltage LDO which is capable of converting up to 22 V from VBUS to 3.3 V for powering internal device circuitry. The VBUS LDO is only utilized during dead battery operation while the VIN_3V3 supply is not present. The VBUS LDO may be powered from either VBUS1 or VBUS2. The path connecting each VBUS to the internal LDO blocks reverse current, preventing power on one VBUS from leaking to the other. When power is present on both VBUS inputs, the internal LDO draws current from both VBUS pins.

8.3.2.3 Supply Switch Over

VIN_3V3 takes precedence over VBUS, meaning that when both supply voltages are present the TPS65987D powers from VIN_3V3. See [Figure 12](#) for a diagram showing the power supply path block. There are two cases in which a power supply switch-over occurs. The first is when VBUS is present first and then VIN_3V3 becomes available. In this case, the supply automatically switches over to VIN_3V3 and brown-out prevention is verified by design. The other way a supply switch-over occurs is when both supplies are present and VIN_3V3 is removed and falls below 2.85 V. In this case, a hard reset of the TPS65987D is initiated by device firmware, prompting a re-boot.

8.3.3 Port Power Switches

[Figure 13](#) shows the TPS65987D internal power paths. The TPS65987D features two internal high-voltage power paths. Each path contains two back to back common drain N-Fets, current monitor, overvoltage monitor, undervoltage monitor, and temperature sensing circuitry. Each path may conduct up to 5 A safely. Additional external paths may be controlled through the TPS65987D GPIOs.




Figure 13. Port Power Switches

Feature Description (continued)

8.3.3.1 PP_HV Power Switch

The TPS65987D has two integrated bi-directional high-voltage switches that are rated for up to 5 A of current. Each switch may be used as either a sink or source path for supporting USB-PD power up to 20 V at 5 A of current.

NOTE

It is recommended to use PPHV1 as a sink path and PPHV2 as a source path.

8.3.3.1.1 PP_HV Over Current Clamp

The internal source PP_HV path has an integrated over-current clamp circuit. The current through the internal PP_HV paths are current limited to I_{OCC} . The I_{OCC} value is selected by application firmware and only enabled while acting as a source. When the current through the switch exceeds I_{OCC} , the current clamping circuit activates and the path behaves as a constant current source. If the duration of the over current event exceeds the deglitch time, the switch is latched off.

8.3.3.1.2 PP_HV Over Current Protection

The TPS65987D continuously monitors the forward voltage drop across the internal power switches. When a forward drop corresponding to a forward current of I_{OCP} is detected the internal power switch is latched off to protect the internal switches as well as upstream power supplies.

8.3.3.1.3 PP_HV OVP and UVP

Both the over voltage and under voltage protection levels are configured by application firmware. When the voltage on a port's VBUS pin exceeds the set over voltage threshold or falls below the set under voltage threshold the associated PP_HV path is automatically disabled.

8.3.3.1.4 PP_HV Reverse Current Protection

The TPS65987D reverse current protection has two modes of operation: Comparator mode and Ideal Diode Mode. Both modes disable the power switch in cases of reverse current. The comparator protection mode is enabled when the switch is operating as a source, while the ideal diode protection is enabled while operating as a sink.

In the Comparator mode of reverse current protection, the power switch is allowed to behave resistively until the current reaches then amount calculated by [Equation 1](#) and then blocks reverse current from VBUS to PP_HV. [Figure 14](#) shows the diode behavior of the switch with comparator mode enabled.

$$I_{REVHV} = V_{REVHV} / R_{PPHV} \quad (1)$$






Figure 14. Comparator Mode (Source) Internal HV Switch I-V Curve

In the Ideal Diode mode of reverse current protection, the switch behaves as an ideal diode and blocks reverse current from PP_HV to VBUS. [Figure 15](#) shows the diode behavior of the switch with ideal diode mode enabled.

Feature Description (continued)

Figure 15. Ideal Diode Mode (Sink) Internal HV Switch I-V Curve
8.3.3.2 Schottky for Current Surge Protection

To prevent the possibility of large ground currents into the TPS65987D during sudden disconnects due to inductive effects in a cable, it is recommended that a Schottky diode be placed from VBUS to ground as shown in Figure 16.


Figure 16. Schottky for Current Surge Protection
8.3.3.3 PP_EXT Power Path Control

GPIO16 and GPIO17 of the TPS65987D are intended for control of additional external power paths. These GPIO are active high when configured for external path control and disables in response to an OVP or UVP event. Over current protection and thermal shutdown are not available for external power paths controlled by GPIO16 and GPIO17.

NOTE

GPIO16 and GPIO17 must be pulled to ground through an external pull-down resistor when utilized as external path control signals.

8.3.3.4 PP_CABLE Power Switch

The TPS65987D has an integrated 5-V unidirectional power mux that is rated for up to 600 mA of current. The mux may supply power to either of the port CC pins for use as VCONN power.

Feature Description (continued)

8.3.3.4.1 PP_CABLE Over Current Protection

When enabled and providing VCONN power the TPS65987D PP_CABLE power switches have a 600 mA current limit. When the current through the PP_CABLE switch exceeds 600 mA, the current limiting circuit activates and the switch behaves as a constant current source. The switches do not have reverse current blocking when the switch is enabled and current is flowing to either C_CC1 or C_CC2.

8.3.3.4.2 PP_CABLE Input Good Monitor

The TPS65987D monitors the voltage at the PP_CABLE pins prior to enabling the power switch. If the voltage at PP_CABLE exceeds the input good threshold the switch is allowed to close, otherwise the switch remains open. Once the switch has been enabled, PP_CABLE is allowed to fall below the input good threshold.

8.3.3.5 VBUS transition to VSAFE5V

The TPS65987D has an integrated active pull-down on VBUS for transitioning from high voltage to VSAFE5V. When the high voltage switch is disabled and $VBUS > VSAFE5V$, an amplifier turns on a current source and pulls down on VBUS. The amplifier implements active slew rate control by adjusting the pull-down current to prevent the slew rate from exceeding specification. When VBUS falls to VSAFE5V, the pull-down is turned off.

8.3.3.6 VBUS transition to VSAFE0V

When VBUS transitions to near 0 V (VSAFE0V), the pull-down circuit in is turned on until VBUS reaches VSAFE0V. This transition occurs within time TSAFE0V.

8.3.4 Cable Plug and Orientation Detection

Figure 17 shows the plug and orientation detection block at each C_CCn pin (C_CC1, C_CC2). Each pin has identical detection circuitry.




Figure 17. Plug and Orientation Detection Block

Feature Description (continued)

8.3.4.1 Configured as a DFP

When one of the TPS65987D ports is configured as a DFP, the device detects when a cable or a UFP is attached using the C_CC1 and C_CC2 pins. When in a disconnected state, the TPS65987D monitors the voltages on these pins to determine what, if anything, is connected. See [USB Type-C Specification](#) for more information.

Table 1 shows the Cable Detect States for a DFP.

Table 1. Cable Detect States for a DFP

C_CC1	C_CC2	CONNECTION STATE	RESULTING ACTION
Open	Open	Nothing attached	Continue monitoring both C_CC pins for attach. Power is not applied to VBUS or VCONN until a UFP connect is detected.
Rd	Open	UFP attached	Monitor C_CC1 for detach. Power is applied to VBUS but not to VCONN (C_CC2).
Open	Rd	UFP attached	Monitor C_CC2 for detach. Power is applied to VBUS but not to VCONN (C_CC1).
Ra	Open	Powered Cable-No UFP attached	Monitor C_CC2 for a UFP attach and C_CC1 for cable detach. Power is not applied to VBUS or VCONN (C_CC1) until a UFP attach is detected.
Open	Ra	Powered Cable-No UFP attached	Monitor C_CC1 for a UFP attach and C_CC2 for cable detach. Power is not applied to VBUS or VCONN (C_CC1) until a UFP attach is detected.
Ra	Rd	Powered Cable-UFP Attached	Provide power on VBUS and VCONN (C_CC1) then monitor C_CC2 for a UFP detach. C_CC1 is not monitored for a detach.
Rd	Ra	Powered Cable-UFP attached	Provide power on VBUS and VCONN (C_CC2) then monitor C_CC1 for a UFP detach. C_CC2 is not monitored for a detach.
Rd	Rd	Debug Accessory Mode attached	Sense either C_CC pin for detach.
Ra	Ra	Audio Adapter Accessory Mode attached	Sense either C_CC pin for detach.

When a TPS65987D port is configured as a DFP, a current IH_CC is driven out each C_CCn pin and each pin is monitored for different states. When a UFP is attached to the pin a pull-down resistance of Rd to GND exists. The current IH_CC is then forced across the resistance Rd generating a voltage at the C_CCn pin.

When configured as a DFP advertising Default USB current sourcing capability, the TPS65987D applies IH_CC_USB to each C_CCn pin. When a UFP with a pull-down resistance Rd is attached, the voltage on the C_CCn pin pulls below VH_CCD_USB. The TPS65987D can be configured to advertise default (500 mA or 900 mA), 1.5-A and 3-A sourcing capabilities when acting as a DFP.

When the C_CCn pin is connected to an active cable VCONN input, the pull-down resistance is different (Ra). In this case the voltage on the C_CCn pin will pull below VH_CCA_USB/1P5/3P0 and the system recognizes the active cable.

The VH_CCD_USB/1P5/3P0 thresholds are monitored to detect a disconnection from each of these cases respectively. When a connection has been recognized and the voltage on the C_CCn pin rises above the VH_CCD_USB/1P5/3P0 threshold, the system registers a disconnection.

8.3.4.2 Configured as a UFP

When a TPS65987D port is configured as a UFP, the TPS65987D presents a pull-down resistance RD_CC on each C_CCn pin and waits for a DFP to attach and pull-up the voltage on the pin. The DFP pulls-up the C_CCn pin by applying either a resistance or a current. The UFP detects an attachment by the presence of VBUS. The UFP determines the advertised current from the DFP by the pull-up applied to the C_CCn pin.

8.3.4.3 Configured as a DRP

When a TPS65987D port is configured as a DRP, the TPS65987D alternates the port's C_CCn pins between the pull-down resistance, Rd, and pull-up current source, Rp.

8.3.4.4 Fast Role Swap Signaling

The TPS65987D cable plug block contains additional circuitry that may be used to support the Fast Role Swap (FRS) behavior defined in the [USB Power Delivery Specification](#). The circuitry provided for this functionality is detailed in [Figure 18](#).




Figure 18. Fast Role Swap Detection and Signaling

When a TPS65987D port is operating as a sink with FRS enabled, the TPS65987D monitors the CC pin voltage. If the CC voltage falls below V_{TH_FRS} a fast role swap situation is detected and signaled to the digital core. When this signal is detected the TPS65987D ceases operating as a sink and begin operating as a source.

When a TPS65987D port is operating as a source with FRS enabled, the TPS65987D digital core can signal to the connected port partner that a fast role swap is required by enabling the R_FRSWAP pull down on the connected CC pin. When this signal is sent the TPS65987D ceases operating as the source and begin operating as a sink.

8.3.5 Dead Battery Operation

8.3.5.1 Dead Battery Advertisement

The TPS65987D supports booting from no-battery or dead-battery conditions by receiving power from VBUS. Type-C USB ports require a sink to present R_d on the CC pin before a USB Type-C source provides a voltage on VBUS. TPS65987D hardware is configured to present this R_d during a dead-battery or no-battery condition. Additional circuitry provides a mechanism to turn off this R_d once the device no longer requires power from VBUS. [Figure 19](#) shows the configuration of the C_CCn pins, and elaborates on the basic cable plug and orientation detection block shown in [Figure 17](#). A resistance R_RPD is connected to the gate of the pull-down FET on each C_CCn pin. During normal operation when configured as a sink, R_d is R_{D_CC} ; however, while dead-battery or no-battery conditions exist, the resistance is un-trimmed and is R_{D_DB} . When R_{D_DB} is presented during dead-battery or no-battery, application code switches to R_{D_CC} .




Figure 19. Dead Battery Pull-Down Resistor

In this case, the gate driver for the pull-down FET is Hi-Z at its output. When an external connection pulls up on C_CCn (the case when connected to a DFP advertising with a pull-up resistance R_p or pull-up current), the connection through R_RPD pulls up on the FET gate turning on the pull-down through RD_DB. In this condition, the C_CCn pin acts as a clamp V_{TH_DB} in series with the resistance RD_DB.

8.3.5.2 BUSPOWER (ADCIN1)

The BUSPOWERz input to the internal ADC controls the behavior of the TPS65987D in response to VBUS being supplied during a dead battery condition. The pin must be externally tied to the LDO_3V3 output via a resistive divider. At power-up the ADC converts the BUSPOWER voltage and the digital core uses this value to determine start-up behavior. It is recommended to tie ADCin1 to LDO_3V3 through a resistor divider as shown in [Figure 20](#). For more information about how to use the ADCIN1 pin to configure the TPS65987D, please see [Boot](#).




Figure 20. ADCIN1 Resistor Divider

NOTE

Devices implementing the BP_WaitFor3V3_External configuration must use GPIO16 for external sink path control.

8.3.6 Battery Charger Detection and Advertisement

The battery charger (BC1.2) block integrates circuitry to detect when the connected entity on the USB D+/D- pins is a BC1.2 compliant charger, as well as advertise BC1.2 charging capabilities to connected devices. To enable the required detection and advertisement mechanisms, the block integrates various voltage sources, currents, and resistances. shows the connection of these elements to the TPS65987D C_USB_P and C_USB_N pins.




Figure 21. Battery Charger Detection and Advertisement

NOTE

The pull-up and pull-down resistors required by the USB2 standard for a USB host or device are not provided by the TPS65987D and must be provided externally to the device in final applications.

8.3.6.1 BC1.2 Data Contact Detect

Data Contact Detect follows the definition in the USB BC1.2 specification. The detection scheme sources a current IDP_SRC into the D+ pin of the USB connection. The current is sourced into the C_USB_P D+ pin. A resistance RDM_DWN is connected between the D- pin and GND. The current source IDP_SRC and the pull-down resistance RDM_DWN, is activated during data contact detection.

8.3.6.2 BC1.2 Primary and Secondary Detection

The Primary and Secondary Detection follow the USB BC1.2 specification. This detection scheme looks for a resistance between D+ and D- lines by forcing a known voltage on the first line, forcing a current sink on the second line and then reading the voltage on the second line using the ADC integrated in the TPS65987D. The voltage source VDX_SRC and the current source IDX_SNK, are activated during primary and secondary detection.

8.3.6.3 Charging Downstream Port Advertisement

The Charging Downstream Port (CDP) advertisement follows the USB BC1.2 specification. The advertisement scheme monitors the D+ line using the ADC. When a voltage of 0.6V is seen on the D+ line, TPS65987D forces a voltage of 0.6 V on the D- line until the D+ goes low. The voltage source VDX_SRC and the current source IDX_SNK, are activated during CDP advertisement. CDP advertisement takes place with the USB Host 15kΩ pull-down resistors on the D+ and D- lines from the USB Host Transceiver, because after CDP negotiation takes place on the D+/D- lines, USB2.0 data transmission begins.

8.3.6.4 Dedicated Charging Port Advertisement

The Dedicated Charging Port (DCP) advertisement follows the USB BC1.2 specification (Shorted Mode per BC1.2) and the YD/T 1591-2009 specification. The advertisement scheme shorts the D+ and D- lines through the RDCP_DAT resistor.

8.3.6.5 2.7V Divider3 Mode Advertisement

2.7 V Divider3 Mode is a proprietary advertisement scheme used to charge popular devices in the market. This advertisement places V_DIV on D+ with an R_DIV output impedance and V_DIV on D- with an R_DIV output impedance. With this advertisement scheme present on D+ and D-, specific popular devices are allowed to pull more than 1.5 A of current from VBUS. If enabling 2.7 V Divider3 Mode advertisement on a port, it is recommended that VBUS be able to supply at least 2.4 A of current.

8.3.6.6 1.2V Mode Advertisement

1.2 V Mode is a proprietary advertisement scheme used to charge popular devices in the market. This advertisement places V_1.2 V on D- with an R_1.2 V output impedance and shorts D+ and D- together through the RDCP_DAT resistor. With this advertisement scheme present on D+ and D-, specific popular devices are allowed to pull more than 1.5 A of current from VBUS. If enabling 1.2 V Mode advertisement on a port, it is recommended that VBUS be able to supply at least 2 A of current.

8.3.6.7 DCP Auto Mode Advertisement

DCP Auto Mode Advertisement scheme is a special scheme that automatically advertises the correct charging scheme depending on the device attached to the USB port. If a device that detects Dedicated Charging Port Advertisement is connected, the DCP Advertising scheme will automatically be placed on D+/D-. If a device that detects 2.7 V Divider3 Mode Advertisement is connected, the 2.7 V Divider3 Mode Advertising scheme will automatically be placed on D+/D-. Likewise, if a device that detects 1.2 V Mode Advertisement is connected, the 1.2 V Mode Advertising scheme will automatically be placed on D+/D-. TPS65987D's DCP Auto Mode Advertisement circuit is able to place the correct advertisement scheme on D+/D- without needing to discharge VBUS.

8.3.7 ADC

The TPS65987D integrated ADC is accessible to internal firmware only. The ADC reads are not available for external use.

8.3.8 DisplayPort HPD

To enable HPD signaling through PD messaging, a single pin is used as the HPD input and output for each port. When events occur on these pins during a DisplayPort connection through the Type-C connector (configured by firmware), hardware timers trigger and interrupt the digital core to indicate needed PD messaging. When one of the TPS65987D's ports is operating as a DP source, its corresponding HPD pin operates as an output (HPD TX), and when a port is operating as a DP sink, its corresponding HPD pin operates as an input (HPD RX). When DisplayPort is not enabled via firmware the HPD pin operates as a generic GPIO (GPIO3).

8.3.9 Digital Interfaces

The TPS65987D contains several different digital interfaces which may be used for communicating with other devices. The available interfaces include three I²C ports (I²C1 is a Master/Slave, I²C2 is a Slave, and I²C3 is a Master), one SPI master, and 12 additional GPIOs.

8.3.9.1 General GPIO

Figure 22 shows the GPIO I/O buffer for all GPIO pins. GPIO pins can be mapped to USB Type-C, USB PD, and application-specific events to control other ICs, interrupt a host processor, or receive input from another IC. This buffer is configurable to be a push-pull output, a weak push-pull, or open drain output. When configured as an input, the signal can be a de-glitched digital input. The push-pull output is a simple CMOS output with independent pull-down control allowing open-drain connections. The weak push-pull is also a CMOS output, but with GPIO_RPU resistance in series with the drain. The supply voltage to the output buffer is LDO_3V3 and LDO_1V8 to the input buffer. When interfacing with non 3.3-V I/O devices the output buffer may be configured as an open drain output and an external pull-up resistor attached to the GPIO pin. The pull-up and pull-down output drivers are independently controlled from the input and are enabled or disabled via application code in the digital core.




Figure 22. General GPIO Buffer

8.3.9.2 I²C

The TPS65987D features three I²C interfaces. The I²C1 interface is configurable to operate as a master or slave. The I²C2 interface may only operate as a slave. The I²C3 interface may only operate as a master. The I²C I/O driver is shown in Figure 23. This I/O consists of an open-drain output and an input comparator with de-glitching. The I²C input thresholds are set by LDO_1V8 by default.




Figure 23. I²C Buffer

8.3.9.3 SPI

The TPS65987D has a single SPI master interface for use with external memory devices. Figure 24 shows the I/O buffers for the SPI interface.




Figure 24. SPI buffer

8.3.10 PWM Driver

The TPS65987D includes two integrated PWM drivers which may be multiplexed onto GPIO 14 and GPIO 15. The PWM driver implements an 8-bit counter driven by either the internal 100-kHz clock or internal 24-MHz clock. The counter increments by a configurable 4-bit value each clock cycle which determines the output PWM frequency. The PWM duty cycle is set by a configurable 8-bit value which sets the count threshold for the high to low edge.

NOTE

During Sleep power state the 24-MHz clock is unavailable, any PWM drivers running from this clock is also be disabled when entering the sleep state. If PWM output is needed in Sleep, the output must be configured to use the 100-kHz clock.

8.3.11 Digital Core

Figure 25 shows a simplified block diagram of the digital core.




Figure 25. Digital Core Block Diagram

8.3.12 I²C Interfaces

The TPS65987D has three I²C interface ports. I²C Port 1 is comprised of the I2C1_SDA, I2C1_SCL, and I2C1_IRQ1 pins. I²C Port 2 is comprised of the I2C2_SDA, I2C2_SCL, and I2C2_IRQ pins. These interfaces provide general status information about the TPS65987D, as well as the ability to control the TPS65987D behavior, as well as providing information about connections detected at the USB-C receptacle and supporting communications to/from a connected device and/or cable supporting BMC USB-PD. I²C Port 3 is comprised of the I2C3_SDA, I2C3_SCL, and I2C3_IRQ1 pins. This interface is used as a general I²C master to control external I²C devices such as a super-speed mux or re-timer.

The first port can be a master or a slave, but the default behavior is to be a slave. The second port operates as a slave only. Port 1 and Port 2 are interchangeable as slaves. Both Port1 and Port2 operate in the same way and has the same access in and out of the core. An interrupt mask is set for each that determines what events are interrupted on that given port. Port 3 operates as a master only.

8.3.12.1 I²C Interface Description

The TPS65987D support Standard and Fast mode I²C interface. The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a supply through a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

A master sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high initiates I²C communication. After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period as changes in the data line at this time are interpreted as control commands (Start or Stop). The master sends a Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high.

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. The master receiver holding the SDA line high does this. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.

Figure 26 shows the start and stop conditions of the transfer. Figure 27 shows the SDA and SCL signals for transferring a bit. Figure 28 shows a data transfer sequence with the ACK or NACK at the last clock pulse.




Figure 26. I²C Definition of Start and Stop Conditions





Figure 27. I²C Bit Transfer


Figure 28. I²C Acknowledgment

8.3.12.2 I²C Clock Stretching

The TPS65987D features clock stretching for the I²C protocol. The TPS65987D slave I²C port may hold the clock line (SCL) low after receiving (or sending) a byte, indicating that it is not yet ready to process more data. The master communicating with the slave must not finish the transmission of the current bit and must wait until the clock line actually goes high. When the slave is clock stretching, the clock line remains low.

The master must wait until it observes the clock line transitioning high plus an additional minimum time (4 μs for standard 100 kbps I²C) before pulling the clock low again.

Any clock pulse may be stretched but typically it is the interval before or after the acknowledgment bit.

8.3.12.3 I²C Address Setting

The boot flow sets the hardware configurable unique I²C address of the TPS65987D before the port is enabled to respond to I²C transactions. For the I2C1 interface, the unique I²C address is determined by the analog level set by the analog ADCIN2 pin (three bits) as shown in [Table 2](#).

Table 2. I²C Default Unique Address I2C1

Default I ² C Unique Address							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	I2C_ADDR_DECODE[2:0]			R/W

Note 1: Any bit is maskable for each port independently providing firmware override of the I²C address.

For the I2C2 interface, the unique I²C address is a fixed value as shown in [Table 3](#).

Table 3. I²C Default Unique Address I2C2

Default I ² C Unique Address							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	0	0	0	R/W

Note 1: Any bit is maskable for each port independently, providing firmware override of the I²C address.

NOTE

The TPS65987D I2C address values are set and controlled by device firmware. Certain firmware configurations may override the presented address settings.

8.3.12.4 Unique Address Interface

The Unique Address Interface allows for complex interaction between an I²C master and a single TPS65987D. The I²C Slave sub-address is used to receive or respond to Host Interface protocol commands. Figure 29 and Figure 30 show the write and read protocol for the I²C slave interface, and a key is included in Figure 31 to explain the terminology used. The key to the protocol diagrams is in the SMBus Specification and is repeated here in part.




Figure 29. I²C Unique Address Write Register Protocol




Figure 30. I²C Unique Address Read Register Protocol




Figure 31. I²C Read/Write Protocol Key

8.3.12.5 I²C Pin Address Setting (ADCIN2)

To enable the setting of multiple I²C addresses using a single TPS65987D pin, a resistor divider is placed externally on the ADCIN2 pin. The internal ADC then decodes the address from this divider value. Figure 32 shows the decoding.



Figure 32. I²C Address Divider

Table 4 lists the external divider needed to set bits [3:1] of the I²C Unique Address.

Table 4. I²C Address Selection

DIV = R2/(R1+R2) ⁽¹⁾		I ² C UNIQUE ADDRESS [3:1]
DIV_min	DIV_max	I2C_ADDR_DECODE
Short ADCIN2 to GND		000b
0.20	0.38	001b
0.40	0.58	010b
Short ADCIN2 to LDO_3V3		011b

(1) External resistor tolerance of 1% is required. Resistor values must be chosen to yield a DIV value centered nominally between listed MIN and MAX values.

8.3.13 SPI Master Interface

The TPS65987D loads any ROM patch and-or configuration from flash memory during the boot sequence. The TPS65987D is designed to power the flash from LDO_3V3 in order to support dead-battery or no-battery conditions, and therefore pull-up resistors used for the flash memory must be tied to LDO_3V3. The flash memory IC must support 12 MHz SPI clock frequency. The size of the flash must be at least 64 kB. The SPI master of the TPS65987D supports SPI Mode 0. For Mode 0, data delay is defined such that data is output on the same cycle as chip select (SPI_SS pin) becomes active. The chip select polarity is active-low. The clock phase is defined such that data (on the SPI_MISO and SPI_MOSI pins) is shifted out on the falling edge of the clock (SPI_CLK pin) and data is sampled on the rising edge of the clock. The clock polarity for chip select is defined such that when data is not being transferred the SPI_CLK pin is held (or idling) low. The minimum erasable sector size of the flash must be 4 KB. The W25X05CL or similar is recommended.

8.3.14 Thermal Shutdown

The TPS65987D features a central thermal shutdown as well as independent thermal sensors for each internal power path. The central thermal shutdown monitors the overall temperature of the die and disables all functions except for supervisory circuitry when die temperature goes above a rising temperature of TSD_MAIN. The temperature shutdown has a hysteresis of TSDH_MAIN and when the temperature falls back below this value, the device resumes normal operation.

The power path thermal shutdown monitors the temperature of each internal power path and disables the power path in response to an over temperature event. Once the temperature falls below TSDH_PWR the path can be configured to resume operation or remain disabled until re-enabled by firmware.

8.3.15 Oscillators

The TPS65987D has two independent oscillators for generating internal clock domains. A 24-MHz oscillator generates clocks for the core during normal operation. A 100-kHz oscillator generates clocks for various timers and clocking the core during low power states.

8.4 Device Functional Modes

8.4.1 Boot

At initial power on the device goes through a boot routine. This routine is responsible for initializing device register values and loading device patch and configuration bundles. The device's functional behavior after boot can be configured through the use of pin straps on the SPI_MISO and ADCIN1 pins as shown in .

Table 5. Boot Mode Pin Strapping

SPI_MISO	ADCIN1 DIV = R2/(R1+R2) ⁽¹⁾		Dead Battery Mode	Device Configuration
	DIV MIN	DIV MAX		
1	0.00	0.18	BP_NoResponse	Safe Configuration
1	0.20	0.28	BP_WaitFor3V3_Internal	Safe Configuration
1	0.30	0.38	BP_ECWait_Internal	Infinite Wait
1	0.40	0.48	BP_WaitFor3V3_External	Safe Configuration
1	0.50	0.58	BP_ECWait_External	Infinite Wait
1	0.60	1.00	BP_NoWait	Safe Configuration
0	0.10	0.18	BP_NoResponse	Configuration 1
0	0.20	0.28	BP_NoWait	Configuration 2
0	0.30	0.38	BP_ECWait_Internal	Infinite Wait
0	0.40	0.48	BP_NoWait	Configuration 3
0	0.50	0.58	BP_ECWait_External	Infinite Wait
0	0.60	0.68	BP_NoWait	Configuration 4
0	0.70	0.78	BP_NoWait	Reserved
0	0.80	0.88	BP_NoResponse	Reserved
0	0.90	1.00	BP_NoWait	Configuration 5

(1) External resistor tolerance of 1% is required. Resistor values must be chosen to yield a DIV value centered nominally between listed MIN and MAX values.

The pin strapping configures two different parameters, Dead battery mode and device configuration. The dead battery mode selects device behavior when powered from VBUS. The dead battery mode behaviors are detailed in .

Table 6. Dead Battery Configurations

CONFIGURATION	DESCRIPTION
BP_NoResponse	No power switch is enabled and the device does not start-up until VIN_3V3 is present

Table 6. Dead Battery Configurations (continued)

CONFIGURATION	DESCRIPTION
BP_WaitFor3V3_Internal	The internal power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device does not continue to start-up or attempt to load device configurations until VIN_3V3 is present.
BP_WaitFor3V3_External	The external power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device does not continue to start-up or attempt to load device configurations until VIN_3V3 is present.
BP_ECWait_Internal	The internal power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device infinitely tries to load configuration.
BP_ECWait_External	The external power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device infinitely tries to load configuration.
BP_NoWait	The device continues to start-up and attempts to load configurations while receiving power from VBUS. Once configuration is loaded the appropriate power switch is closed based on the loaded configuration.

NOTE

Devices implementing the BP_WaitFor3V3_External or BP_ECWait_External configuration must use GPIO16 for external sink path control, while devices implementing the BP_WaitFor3V3_Internal or BP_ECWait_Internal must use PPHV1 as the sink path.

When powering up from VIN_3V3 or VBUS the device will attempt to load configuration information from the SPI or I2C digital interfaces. The device configuration settings select the device behavior should configuration information not be available during the device boot process. shows the device behavior for each device configuration setting.

Table 7. Device Default Configurations

Configuration	Description
Safe	Ports disabled, if powered from VBUS operates a legacy sink
Infinite Wait	Device infinitely waits in boot state for configuration information
Configuration 1	DFP only (Internal Switch) 5 V at 3 A Source capability TBT Alternate Modes not enabled DisplayPort Alternate Mode not enabled (DFP_D, C/D/E)
Configuration 2	UFP only (Internal Switch) 5 V at 0.9 - 3.0 A Sink capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported
Configuration 3	UFP only (Internal Switch) 5-20 V at 0.9 - 3.0 A Sink capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported
Configuration 4	UFP only (External Switch) 5 V at 0.9-3.0 A Sink capability 5 V at 3.0 A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported
Configuration 5	UFP only (External Switch) 5-20 V at 0.9-3.0 A Sink capability 5 V at 3.0 A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported

8.4.2 Power States

The TPS65987D may operate in one of three different power states: Active, Idle, or Sleep. The functionality available in each state is summarized in [Table 8](#).

Table 8. Power States

	ACTIVE	IDLE	SLEEP
Type-C State			
Type-C State	Connected or Unconnected	Connected or Unconnected	Unconnected
Type-C Port 2 State	Connected or Unconnected	Connected or Unconnected	Unconnected
LDO_3V3 ⁽¹⁾	Valid	Valid	Valid
LDO_1V8	Valid	Valid	Valid
Oscillator Status			
Digital Core Clock Frequency	12 MHz	4 MHz - 6 MHz	100 kHz
100kHz Oscillator Status	Enabled	Enabled	Enabled
24MHz Oscillator Status	Enabled	Enabled	Disabled
Available Features			
Type-C Detection	Yes	Yes	Yes
PD Communication	Yes	No	No
I2C Communication	Yes	Yes	No
SPI Communication	Yes	No	No
Wake Events			
Wake on Attach/Detach	N/A	Yes	Yes
Wake on PD Communication	N/A	Yes ⁽²⁾	No
Wake on I2C Communication	N/A	Yes	Yes

(1) LDO_3V3 may be generated from either VIN_3V3 or VBUS. If LDO_3V3 is generated from VBUS, TPS65987D port only operate as sinks.

(2) Wake up from Idle to Active upon a PD message is supported however the first PD message received is lost.

9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS65987D firmware implements a host interface over I²C to allow for the configuration and control of all device options. Initial device configuration is configured through a configuration bundle loaded onto the device during boot. The bundle may be loaded via I²C or SPI. The TPS65987D configuration bundle and host interface allow the to be customized for each specific application. The configuration bundle can be generated through the [Application Customization Tool](#) and additional information on the device host interface can be found in the [Host Interface Reference Manual](#).

9.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 33. Example Schematic

9.2.1 Type-C VBUS Design Considerations

USB Type-C and PD allows for voltages up to 20 V with currents up to 5 A. This introduces power levels that could damage components touching or hanging off of VBUS. Under normal conditions, all high power PD contracts should start at 5 V and then transition to a higher voltage. However, there some devices that are not compliant to the USB Type-C and Power Delivery standards and could have 20 V on VBUS. This could cause a 20-V hot plug that can ring above 30 V. Adequate design considerations are recommended below for these non-compliant devices.

Typical Application (continued)

9.2.1.1 Design Requirements

Table 9 shows VBUS conditions that can be introduced to a USB Type-C and PD Sink. The system should be able to handle these conditions to ensure that the system is protected from non-compliant and/or damaged USB PD sources. A USB Sink should be able to protect from the following conditions being applied to its VBUS. The [Detailed Design Procedure](#) section explains how to protect from these conditions.

Table 9. VBUS Conditions

CONDITION	VOLTAGE APPLIED
Abnormal VBUS Hot Plug	4 V - 21.5 V
VBUS Transient Spikes	4 V - 43 V

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Type-C Connector VBUS Capacitors




Figure 34. Type-C Connector VBUS Capacitors

The first level of protection starts at the Type-C connector and the VBUS pin capacitors. These capacitors help filter out high frequency noise but can also help absorb short voltage transients. Each VBUS pin should have a 10-nF capacitor rated at or above 25 V and placed as close to the pin as possible. The GND pin on the capacitors should have very short path to GND on the connector. The derating factor of ceramic capacitors should be taken into account as they can lose more than 50% of their effective capacitance when biased. Adding the VBUS capacitors can help reduce voltage spikes by 2 V to 3 V.

9.2.1.2.2 VBUS Schottky and TVS Diodes

Schottky diodes are used on VBUS to help absorb large GND currents when a Type-C cable is removed while drawing high current. The inductance in the cable will continue to draw current on VBUS until the energy stored is dissipated. Higher currents could cause the body diodes on IC devices connected to VBUS to conduct. When the current is high enough it could damage the body diodes of IC devices. Ideally a VBUS Schottky diode should have a lower forward voltage so it can turn on before any other body diodes on other IC devices. Schottky diodes on VBUS also help during hard shorts to GND which can occur with a faulty Type-C cable or damaged Type-C PD device. VBUS could ring below GND which could damage devices hanging off of VBUS. The Schottky diode will start to conduct once VBUS goes below the forward voltage. When the TPS65987D is the only device connected to VBUS place the Schottky Diode close to the VBUS pin of the TPS65987D. The two figures below show a short condition with and without a Schottky diode on VBUS. In [Figure 36](#) without the Schottky diode, VBUS rings 2 V below GND and oscillates after settling to 0 V. In [Figure 37](#) with the Schottky diode, VBUS drops 750 mV below GND (Schottky diode Vf) and the oscillations are minimized.

TVS Diodes help suppress and clamp transient voltages. Most TVS diodes can fully clamp around 10 ns and can keep the VBUS at their clamping voltage for a period of time. Looking at the clamping voltage of TVS diodes after they settle during a transient will help decide which TVS diode to use. The peak power rating of a TVS diode must be able to handle the worst case conditions in the system. A TVS diode can also act as a “pseudo schottky diode” as they will also start to conduct when VBUS goes below GND.

9.2.1.2.3 VBUS Snubber Circuit




Figure 35. VBUS Snubber

Another method of clamping the USB Type-C VBUS is to use a VBUS RC Snubber. An RC Snubber is a great solution because in general it is much smaller than a TVS diode, and typically more cost effective as well. An RC Snubber works by modifying the characteristic of the total RLC response in the USB Type-C cable hot-plug from being under-damped to critically-damped or over-damped. So rather than clamping the over-voltage directly, it actually changes the hot-plug response from under-damped to critically-damped, so the voltage on VBUS does not ring at all; so the voltage is limited, but without requiring a clamping element like a TVS diode.

However, the USB Type-C and Power Delivery specifications limit the range of capacitance that can be used on VBUS for the RC snubber. VBUS capacitance must have a minimum 1 µF and a maximum of 10 µF. The RC snubber values chosen support up to 4 m USB Type-C cable (maximum length allowed in the USB Type-C specification) being hot plugged, is to use 4.7-µF capacitor in series with a 3.48-Ω resistor. In parallel with the RC Snubber a 1µF capacitor is used, which always ensures the minimum USB Type-C VBUS capacitance specification is met. This circuit can be seen in Figure 35.

9.2.1.3 Application Curves




Figure 36. VBUS Short without Schottky Diode




Figure 37. VBUS Short with Schottky Diode

Table 10. Power Design Parameters

POWER DESIGN PARAMETERS	VALUE	CURRENT PATH
PPHV2 Input Voltage, Current	5 V, 1.5 A	VBUS Source
PP_CABLE1/2 Input Voltage, Current	5 V, 500 mA	VCONN Source
PPHV1 Voltage, Current	5 V – 20 V, 3 A (5 A Max)	VBUS Sink
VIN_3V3 Voltage, Current	3.3 V, 50 mA	Internal TPS65987D Circuitry

9.2.2.1.2 Detailed Design Procedure

9.2.2.1.2.1 USB Power Delivery Source Capabilities

Most Type-C dongles (video and data) draw less than 900 mA and supplying 1.5 A on each Type-C port is sufficient for a notebook supporting USB and DisplayPort. [Table 11](#) shows the PDO for the Type-C port.

Table 11. Source PDOs

SOURCE PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	1.5 A

9.2.2.1.2.2 USB Power Delivery Sink Capabilities

Most notebooks support buck/boost charging which allows them to charge the battery from 5 V to 20 V. USB PD sources must also follow the Source Power Rules defined by the USB Power Delivery specification. It is recommended for notebooks to support all the voltages in the Source Power Rules to ensure compatibility with most PD chargers/adapters.

Table 12. Sink PDOs

SINK PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	3 A
PDO2	Fixed	9 V	3 A
PDO3	Fixed	15 V	3 A
PDO4	Fixed	20 V	3 A (5 A Max)

9.2.2.1.2.3 USB and DisplayPort Supported Data Modes

[Table 13](#) summarizes the data capabilities of the notebook supporting USB3 and DisplayPort.

Table 13. Data Capabilities

PROTOCOL	DATA	DATA ROLE
USB Data	USB3.1 Gen2	Host
DisplayPort	DP1.4	Host DFP_D (Pin Assignment C, D, and E)

9.2.2.1.2.4 TUSB1046 Super Speed Mux GPIO Control


The TUSB1046 requires GPIO control in GPIO control mode to determine whether if there is USB or DisplayPort data connection. [Table 14](#) summarizes the TPS65987D GPIO Events and the control pins for the TUSB1046. Note that the pin strapping on the TUSB1046 will set the GPIO control mode and the required equalizer settings. For more details refer to the TUSB1046 datasheet.

Table 14. GPIO Events for Super Speed Mux

TPS65987D GPIO EVENT	TUSB1046 CONTROL
Port 0 Cable Orientation Event	FLIP
Port 0 USB3 Event	CTL0
Port 0 DP Mode Selection Event	CTL1

9.2.2.2 Thunderbolt Notebook Supporting PD Charging

A Thunderbolt system is capable of source USB, DisplayPort, and Thunderbolt data. There is an I²C connection between the TPS65987D and the Thunderbolt controller. The TPS65987D will determine the connection on the Type-C and will generate an interrupt to the Thunderbolt controller to generate the appropriate data output. An external mux for SBU may be needed to mux the LSTX/RX and AUX_P/N signal from the Thunderbolt controller to the Type-C Connector. The TPD6S300 provides additional protection such as short to VBUS on the CC and SBU pins and ESD for the USB2 DN/P. See [Figure 39](#) for a block diagram of the system.



Copyright © 2017, Texas Instruments Incorporated

Figure 39. Thunderbolt Notebook Supporting PD Charging

9.2.2.2.1 Design Requirements

[Table 15](#) summarizes the Power Design parameters for an USB Type-C PD Thunderbolt Notebook.

Table 15. Power Design Parameters

POWER DESIGN PARAMETERS	VALUE	CURRENT PATH
PPHV2 Input Voltage, Current	5 V, 3 A	VBUS Source
PP_CABLE1/2 Input Voltage, Current	5 V, 500 mA	VCONN Source
PPHV1 Voltage, Current	5 V – 20 V, 3 A (5 A Max)	VBUS Sink
VIN_3V3 Voltage, Current	3.3 V, 50 mA	Internal TPS65987D Circuitry

9.2.2.2.2 Detailed Design Procedure

9.2.2.2.2.1 USB Power Delivery Source Capabilities

All Thunderbolt systems must support sourcing 5 V at 3 A (15 W). See the [Table 16](#) for the PDO information.

Table 16. Source PDOs

SOURCE PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	3 A

9.2.2.2.2.2 USB Power Delivery Sink Capabilities

Most notebooks support buck/boost charging which allows them to charge the battery from 5 V to 20 V. USB PD sources must also follow the Source Power Rules defined by the USB Power Delivery specification. It is recommended for notebooks to support all the voltages in the Source Power Rules to ensure compatibility with most PD chargers and adapters.

Table 17. Sink PDOs

SINK PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	3 A
PDO2	Fixed	9 V	3 A
PDO3	Fixed	15 V	3 A
PDO4	Fixed	20 V	3 A (5 A Max)


9.2.2.2.2.3 Thunderbolt Supported Data Modes

Thunderbolt Controllers are capable of generating USB3, DisplayPort and Thunderbolt Data. The Thunderbolt controller is also capable of muxing the appropriate super speed signal to the Type-C connector. Thunderbolt systems do not need a super speed mux for the Type-C connector. [Table 18](#) summarizes the data capabilities of each Type-C port supporting Thunderbolt.

Table 18. Data Capabilities

PROTOCOL	DATA	DATA ROLE
USB Data	USB3.1 Gen2	Host
DisplayPort	DP1.4	Host DFP_D (Pin Assignment C, D, and E)
Thunderbolt	PCIe/DP	Host/Device

9.2.2.2.2.4 RESETN


Figure 40. RESETN Circuit

The TPS65987D and the Thunderbolt controller share the same flash and they must be able to access it at different times. The TPS65987D will access the flash first to load its configuration and then the Thunderbolt controller will read the flash for its firmware. The TPS65987D will hold the Thunderbolt controller in reset until it has read its configuration from the flash. GPIO_0 is reserved to act as the reset signal for the Thunderbolt controller. The RESET_N (Thunderbolt Controller Master Reset) signal must also be gated by the 3.3-V supply to the Thunderbolt controller (VCC3P3_SX). When the RESET_N signal is de-asserted before the supply has come up it may put the Thunderbolt controller in a latched state. The RESET_N signal must be de-asserted at least 100 μ s after the Thunderbolt Controller supply has come up. For dead battery operation the GPIO_0 signal should be “ANDed” with the 3.3-V supply to avoid de-asserting the RESETN when the Thunderbolt controller is not powered. The figure below shows the RESET_N control with GPIO_0 and the 3.3-V supply. Alternatively, the EC could configure GPIO_0 to de-assert RESETN when the system has successfully booted.

9.2.2.2.2.5 I2C Design Requirements

The I²C connection from the TPS65987D and the Thunderbolt control allows the Thunderbolt controller to read the current data status from the TPS65987D when there is a connection on the Type-C port. The Thunderbolt controller has an interrupt assigned for TPS65987D and the Thunderbolt controller will read the I²C address corresponding to the Type-C port. The I2C2 on the TPS65987D is always connected to the Thunderbolt controller and the I²C channel will respond to the 0x38 address.

9.2.2.2.2.6 TS3DS10224 SBU Mux for AUX and LSTX/RX

The SBU signals must be muxed from the Type-C connector to the Thunderbolt controller. The AUX for DisplayPort and LSTX/RX for Thunderbolt are connected to the TS3DS10224 and then muxed to the SBU pins. The SBU mux is controlled through GPIOs from the TPS65987D. [Table 19](#) shows the TPS65987D GPIO events and the control signals from the TS3DS10224.

Table 19. GPIO Events for SBU Mux

TPS65987D GPIO EVENT	TS3DS10224 CONTROL
Port 0 Cable Orientation Event	SAO, SBO
Port 0 DP Mode Selection Event	ENA
Port 0 TBT Event	ENB
N/A	SAI tied to VCC
N/A	SBI tied to GND

[Table 20](#) shows the connections for the AUX, LSTXRX, and SBU pins for the TS3DS10224.

Table 20. TS3DS10224 Pin Connections

TS3DS10224 PIN	SIGNAL
INA+	SBU1
INA-	SBU2
OUTB0+	LSTX
OUTB0-	LSRX
OUTB1+	LSRX
OUTB1-	LSTX
OUTA0+	AUX_P
OUTA0-	AUX_N
OUTA1+	AUX_N
OUTA1-	AUX_P

9.2.2.2.2.7 Thunderbolt Flash Options

In most Thunderbolt systems the TPS65987D will share the flash with the Thunderbolt controller. The flash contains the Thunderbolt Controller firmware and the configuration data for the TPS65987D. [Table 21](#) shows the supported SPI flash options for Thunderbolt systems.

Table 21. Flash Supported for Thunderbolt Systems


MANUFACTURER	PART NUMBER	SIZE
Winbond	W25Q80JVNIQ	8 Mb
Spansion	S25FL208K	8 Mb
AMIC	A25L080	8 Mb
Macronix	MX25L8006EM11	8 Mb
Micron	M25PE80-VMN6TP	8 Mb
Micron	M25PX80-VMN6TP	8 Mb

9.2.2.3 USB and DisplayPort Dock with Bus-Powered and Self-Powered Support

A flexible dock application that can work either on Bus-Power or Self-Power takes advantage of the two integrated power paths. PPHV1 will sink power into the system when operating off Bus-Power and PPHV2 will source power on VBUS when powered. When the dock can operate in both modes it allows the end-user to use the dock in and out of an office.

The regulators that generate the required system voltages are powered from PPHV1 or the external dock supply. These rails powered from a main 3.3-V rail to ensure that the all the voltages required are valid in Bus-Powered and Self-Powered operation. This will also help for systems that support USB PD3.0 Fast Role Swap. There is a variable regulator to provide 5 V, 9 V, 15 V, and 20 V per the Power Delivery Rules.

The Super Speed signals from the Type-C connector are muxed to USB and MST Hubs through the TUSB1064. The DisplayPort and USB signals from the Super Speed Mux will go to a MST and USB HUB to enable additional video and USB connectors. The TPS65987D can control the TUSB1064 Super Speed mux through I²C or GPIO. The TPD6S300 provides additional protection such as short to VBUS on the CC and SBU pins and ESD for the USB2 DN/P. See Figure 41 for the system block diagram.



Copyright © 2017, Texas Instruments Incorporated

Figure 41. USB and DisplayPort Dock Block Diagram

9.2.2.3.1 Design Requirements

Table 22 summarizes the Power Design parameters for a USB Type-C PD docking system.

Table 22. Power Design Parameters

POWER DESIGN PARAMETERS	VALUE	CURRENT PATH
PPHV2 Input Voltage, Current	5 V/9 V/15 V/20 V, 3 A	VBUS Source
PP_CABLE1/2 Input Voltage, Current	5 V, 500 mA	VCONN Source
PPHV1 Voltage, Current	5 V, 1.5 A	VBUS Sink
VIN_3V3 Voltage, Current	3.3 V, 50 mA	Internal TPS65987D Circuitry

9.2.2.3.2 Detailed Design Procedure

9.2.2.3.2.1 USB Power Delivery Source Capabilities

When operating in Self-Powered mode the dock is recommended to support 60-W Power Delivery Rules to charge most systems. Table 23 shows the source PDO for the Type-C port.

Table 23. Source PDOs

SOURCE PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	3 A
PDO2	Fixed	9 V	3 A

Table 23. Source PDOs (continued)

SOURCE PDO	PDO TYPE	VOLTAGE	CURRENT
PDO3	Fixed	15 V	3 A
PDO4	Fixed	20 V	3 A

9.2.2.3.2.2 USB Power Delivery Sink Capabilities

Most Type-C notebooks will support 1.5 A at 5 V on VBUS which should require the dock should be able to operate at this current level. [Table 24](#) shows the sink PDO for the Type-C port.

Table 24. Sink PDOs

SINK PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	1.5 A

9.2.2.3.2.3 USB and DisplayPort Supported Data Modes

[Table 25](#) summarizes the data capabilities of the Type-C port supporting USB3 and DisplayPort.

Table 25. Data Capabilities

PROTOCOL	DATA	DATA ROLE
USB Data	USB3.1 Gen2	Device
DisplayPort	DP1.4	Host UFP_D (Pin Assignment C and D)

9.2.2.3.2.4 TUSB1064 Super Speed Mux GPIO Control

The TUSB1064 requires GPIO control in GPIO control mode to determine whether if there is USB or DisplayPort data connection. [Table 26](#) summarizes the TPS65987D GPIO Events and the control pins for the TUSB1064. Note that the pin strapping on the TUSB1064 will set the GPIO control mode and the required equalizer settings. For more details refer to the TUSB1064 datasheet.

Table 26. GPIO Events for Super Speed Mux

TPS65987D GPIO EVENT	TUSB1064 CONTROL
Port 0 Cable Orientation Event	FLIP
Port 0 USB3 Event	CTL0
Port 0 DP Mode Selection Event	CTL1

10 Power Supply Recommendations

10.1 3.3-V Power

10.1.1 VIN_3V3 Input Switch

The VIN_3V3 input is the main supply to the TPS65987D device. The VIN_3V3 switch (see [Figure 12](#)) is a unidirectional switch from VIN_3V3 to LDO_3V3, not allowing current to flow backwards from LDO_3V3 to VIN_3V3. This switch is on when 3.3 V is available. See [Table 27](#) for the recommended external capacitance on the VIN_3V3 pin.

10.1.2 VBUS 3.3-V LDO

The 3.3-V LDO from VBUS steps down voltage from VBUS to LDO_3V3 which allows the TPS65987D device to be powered from VBUS when VIN_3V3 is unavailable. This LDO steps down any recommended voltage on the VBUS pin. When VBUS is 20 V, as is allowable by USB PD, the internal circuitry of the TPS65987D device operates without triggering thermal shutdown; however, a significant external load on the LDO_3V3 pin can increase the temperature enough to trigger a thermal shutdown. The VBUS 3.3-V LDO blocks reverse current from LDO_3V3 back to VBUS allowing VBUS to be unpowered when LDO_3V3 is driven from another source. See [Table 27](#) for the recommended external capacitance on the VBUS and LDO_3V3 pins.

10.2 1.8-V Power

The internal circuitry is powered from 1.8 V. The 1.8-V LDO steps the voltage down from LDO_3V3 to 1.8 V. The 1.8-V LDO provides power to all internal low-voltage digital circuits which includes the digital core, memory, and other digital circuits. The 1.8-V LDO also provides power to all internal low-voltage analog circuits. See [Table 27](#) for the recommended external capacitance on the LDO_1V8 pin.

10.3 Recommended Supply Load Capacitance

[Table 27](#) lists the recommended board capacitances for the various supplies. The typical capacitance is the nominally rated capacitance that must be placed on the board as close to the pin as possible. The maximum capacitance must not be exceeded on pins for which it is specified. The minimum capacitance is minimum capacitance allowing for tolerances and voltage derating ensuring proper operation.

Table 27. Recommended Supply Load Capacitance

PARAMETER	DESCRIPTION	VOLTAGE RATING	CAPACITANCE		
			MIN (ABSOLUTE)	TYP (PLACED)	MAX (ABSOLUTE)
CVIN_3V3	Capacitance on VIN_3V3	6.3 V	5 μ F	10 μ F	
CLDO_3V3	Capacitance on LDO_3V3	6.3 V	5 μ F	10 μ F	25 μ F
CLDO_1V8	Capacitance on LDO_1V8	4 V	2.2 μ F	4.7 μ F	12 μ F
CVBUS1	Capacitance on VBUS1	25 V	0.5 μ F	1 μ F	12 μ F
CVBUS2	Capacitance on VBUS2	25 V	0.5 μ F	1 μ F	12 μ F
CPP_HV_SRC	Capacitance on PP_HV when configured as a 5V source	10 V	2.5 μ F	4.7 μ F	
CPP_HV_SNK	Capacitance on PP_HV when configured as a 20V sink	25 V	1 μ F	47 μ F	120 μ F
CPP_CABLE	Capacitance on PP_CABLE. When shorted to PP_HV configured as a 5V source, the CPP_HV_SRC capacitance may be shared.	10 V	2.5 μ F	4.7 μ F	

11 Layout

11.1 Layout Guidelines


Proper routing and placement will maintain signal integrity for high speed signals and improve the heat dissipation from the TPS65987D power paths. The combination of power and high speed data signals are easily routed if the following guidelines are followed. It is a best practice to consult with board manufacturing to verify manufacturing capabilities.

11.1.1 Top TPS65987D Placement and Bottom Component Placement and Layout

When the TPS65987D is placed on top and its components on bottom the solution size will be at its smallest.


11.2 Layout Example

Follow the differential impedances for Super and High Speed signals defined by their specifications (DisplayPort - AUXN/P and USB2.0). All I/O will be fanned out to provide an example for routing out all pins, not all designs will utilize all of the I/O on the TPS65987D.



Copyright © 2017, Texas Instruments Incorporated

Figure 42. Example Schematic

Layout Example (continued)


Copyright © 2017, Texas Instruments Incorporated

Figure 43. Example Schematic2
11.3 Component Placement

Top and bottom placement is used for this example to minimize solution size. The TPS65987D is placed on the top side of the board and the majority of its components are placed on the bottom side. When placing the components on the bottom side, it is recommended that they are placed directly under the TPS65987D. When placing the VBUS and PPHV capacitors it is easiest to place them with the GND terminal of the capacitors to face outward from the TPS65987D or to the side since the drain connection pads on the bottom layer should not be connected to anything and left floating. All other components that are for pins on the GND pad side of the TPS65987D should be placed where the GND terminal is underneath the GND pad.

The CC capacitors must be placed on the same side as the TPS65987D close to the respective CC1 and CC2 pins. Do NOT via to another layer in between the CC pins to the CC capacitor, placing a via after the CC capacitor is recommended.

The ADCIN1/2 voltage divider resistors can be placed where convenient. In this layout example they are placed on the opposite layer of the TPS65987D close to the LDO_3V3 pin to simplify routing.

The figures below show the placement in 2-D and 3-D.

Component Placement (continued)




Figure 44. Top View Layout




Figure 45. Bottom View Layout




Figure 46. Top View 3-D





Figure 47. Bottom View 3-D



11.4 Routing PP_HV1/2, VBUS, PP_CABLE, VIN_3V3, LDO_3V3, LDO_1V8

On the top side, create pours for PP_HV1/2 and VBUS1/2 to extend area to place 8-mil hole and 16-mil diameter vias to connect to the bottom layer. See [Figure 48](#) for the recommended via sizing.

Routing PP_HV1/2, VBUS, PP_CABLE, VIN_3V3, LDO_3V3, LDO_1V8 (continued)

Figure 48. Recommended Minimum Via Sizing

A minimum of four vias should be used to connect between the top and bottom layer power paths. For the bottom layer, place pours that will connect the PP_HV1/2 and VBUS capacitors to their respective vias. For 5-A systems, special consideration must be taken for ensuring enough copper is used to handle the higher current. For 0.5-oz copper, top or bottom pours, with 0.5-oz plating will require about 120-mil pour width for 5-A support. When routing the 5 A through a 0.5-oz internal layer, more than 200 mil will be required to carry the current.

The figures below show the pours used in this example.


Figure 49. Top Polygon Pours

Figure 50. Bottom Polygon Pours

For PP_CABLE, it is recommended to connect the capacitor to the pin with two vias. They should be placed side by side and as close to the pin as possible to allow for routing the CC lines.

Connect the bottom side VIN_3V3 and LDO_3V3 capacitors with traces through a via. The vias should have a straight connection to the respective pins. LDO_1V8 is connected through a via on the outside of the pin and connected with a trace on the bottom side capacitor.

11.5 Routing CC and GPIO

Routing the CC lines with a 8-mil trace will ensure the needed current for supporting powered Type-C cables through VCONN. For more information on VCONN refer to the Type-C specification. For capacitor GND pin use a 16-mil trace if possible.

Most of the GPIO signals can be fanned out on the top layer with a 4-mil trace. The PP_EXT1/2 GPIO control go through a via to be routed on another layer.

Figure 51 below shows the CC and GPIO routing.




Figure 51. CC Routing and GPIO Fan-Out

Table 28. Routing Widths

ROUTE	WIDTH (mil minimum)
CC1, CC2, PP_CABLE1, PP_CABLE2	8
VIN_3V3, LDO_3V3, LDO_1V8	6
Component GND	10
GPIO	4

11.6 Thermal Dissipation for FET Drain Pads

The TPS65987D contains two internal FETs. To assist with thermal dissipation of these FETs, the drains of the FETs are connected to two metal pads underneath the IC. When completing a board layout for the TPS65987D, it is important to provide copper pours on the top and bottom layer of the PCB for the thermal pads of each FET.

When looking at the footprint for the TPS65987D, pins 57 and 58 are two smaller pads underneath the device. These are the drain pads for the two internal FETs. The dimensions are 1.75 mil x 2.6 mil and 1.75 mil x 2.55 mil for pins 57 and 58 respectively. Each of these FET pads should contain a minimum of six thermal vias through the PCB. This layout example contains 8 thermal vias through the PCB. On the bottom side of the PCB, the 1.75 mil x 2.6 mil and 1.75 mil x 2.55 mil thermal pads are mirrored to assist with thermal dissipation.

The figures below show the copper fills for the FET Drain pads.




Figure 52. Top Layer FET Pads




Figure 53. Bottom Layer FET Pads

As seen in the figures above, it is recommended to connect the Drain pins to their respective Drain pads underneath the IC. This will help with thermal dissipation by moving some of the heat away from the device. To further assist with thermal dissipation, it is possible to add copper fins on the top layer for both of the FET Drain Pads. When calculating the relative thermal dissipation, the first 3 mm of copper away from the device contribute largely to the thermal performance. Once the copper expands beyond 3 mm from the IC, there are diminishing returns in thermal performance.

Figure 54 highlights an example with copper fins to improve thermal dissipation.

Thermal Dissipation for FET Drain Pads (continued)




Figure 54. Copper Fins on Drain Pad

The thermal via under each of the FET Drain Pads should be filled. Filling the vias will greatly improve the thermal dissipation on the FETs as there is significantly more copper that is connecting the top layer pad to the bottom layer copper. Alternatively, the vias can be epoxy filled but they will have higher thermal resistance. Each 8-/16-mil to 10-/20-mil via could have a thermal resistance ranging from 175°C/W to 200°C/W with board manufacturing variation. When doing thermal calculations it is recommended to use the worst case 200°C/W which will give a set of six vias a thermal resistance of approximately 33°C/W from the top to bottom pad. The vias in the FET pads should only be connected to copper pads on the top and bottom layers of the PCB. These should not be connected to GND. Refer to the image below to see which layers should be connected for the GND vias and FET Pad vias.

Figure 55 shows a common stack-up for systems that require Super Speed and high power routing.




Figure 55. PCB Stack-Up

11.7 USB2 Recommended Routing For BC1.2 Detection/Advertisement

When routing the USB2 signals to the TPS65987D BC1.2 detection pins it is recommended to reduce the amount of excess trace to get to the TPS65987D pins, as this will cause antennae and degrade signal integrity. The USB top/bottom signals are shorted together in this example and the same approach can be used if an external USB mux is used. There are several approaches that can be used to get optimal routing; “tap” the USB2 signals with vias that connect the TPS65987D pins, via up to the layer where the pins are located and continue to route on that layer, or a combination of both.

In this layout example, the D+/D- lines are routed to an internal layer from the connector. They are then via'd up to the TPS65987D directly at the pins. There is a small trace that is connecting the via to the pin on the top layer. When routing the D+/D- in this manner, the added stub is minimal.




Figure 56. Via Connection for USB2

Figure 57 shows the entire routing from the Type-C connector, ESD Protection, and TPS65987D BC1.2 Detection. This example does not take length matching into consideration but It is recommended to follow standard USB2 rules for routing and length matching.

USB2 Recommended Routing For BC1.2 Detection/Advertisement (continued)




Figure 57. Complete USB2 Routing

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.1.2 Firmware Warranty Disclaimer

IN ORDER FOR THE TPS6598X DEVICE TO FUNCTION IN ACCORDANCE WITH THIS SPECIFICATIONS, YOU WILL NEED TO DOWNLOAD THE LATEST VERSION OF THE FIRMWARE FOR THE DEVICE. IF YOU DO NOT DOWNLOAD AND INCORPORATE THE LATEST VERSION OF THE FIRMWARE INTO THE DEVICE, THEN THE DEVICE IS PROVIDED "AS IS" AND TI MAKES NO WARRANTY OR REPRESENTATION WHATSOEVER IN RESPECT OF SUCH DEVICE, AND DISCLAIMS ANY AND ALL WARRANTIES AND REPRESENTATIONS WITH RESPECT TO SUCH DEVICE. FURTHER, IF YOU DO NOT DOWNLOAD AND INCORPORATE THE LATEST VERSION OF THE FIRMWARE INTO THE DEVICE, TI WILL NOT BE LIABLE FOR AND SPECIFICALLY DISCLAIMS ANY DAMAGES, INCLUDING DIRECT DAMAGES, HOWEVER CAUSED, WHETHER ARISING UNDER CONTRACT, TORT, NEGLIGENCE, OR OTHER THEORY OF LIABILITY RELATING TO THE DEVICE, EVEN IF TI IS ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

Thunderbolt is a trademark of Intel.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary


SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65987DDHRSHR	ACTIVE	VQFN	RSH	56	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	TPS65987D DH	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65987DDHRSHR	VQFN	RSH	56	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65987DDHRSHR	VQFN	RSH	56	2500	367.0	367.0	38.0

RSH 56

GENERIC PACKAGE VIEW


VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4207513/D




RSH0056E

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4223928/B 09/2018

NOTES:



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RSH0056E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4223928/A 09/2018

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RSH0056E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 MM THICK STENCIL

EXPOSED PAD PRINTED SOLDER COVERAGE BY AREA
PAD 57 & 58: 75%
PAD 59: 70%
SCALE: 12X

4223928/B 09/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated